updated bom and finished pcb

.gitignore

@@ -1 +1,43 @@
-temp/
+temp/
+
+# For PCBs designed using KiCad: https://www.kicad.org/
+# Format documentation: https://kicad.org/help/file-formats/
+
+# Temporary files
+*.000
+*.bak
+*.bck
+*.kicad_pcb-bak
+*.kicad_sch-bak
+*-backups
+*-cache*
+*-bak
+*-bak*
+*~
+~*
+_autosave-*
+\#auto_saved_files\#
+*.tmp
+*-save.pro
+*-save.kicad_pcb
+fp-info-cache
+~*.lck
+\#auto_saved_files#
+
+# Netlist files (exported from Eeschema)
+*.net
+
+# Autorouter files (exported from Pcbnew)
+*.dsn
+*.ses
+
+# Exported BOM files
+*.xml
+*.csv
+
+# Archived Backups (KiCad 6.0)
+**/*-backups/*.zip
+**/.history/
+
+# Local project settings
+*.kicad_prl

PCBs/esp32-racer-B_Mask.gbr

@@ -0,0 +1,477 @@
+%TF.GenerationSoftware,KiCad,Pcbnew,10.0.0*%
+%TF.CreationDate,2026-04-16T08:54:22+12:00*%
+%TF.ProjectId,esp32-racer,65737033-322d-4726-9163-65722e6b6963,rev?*%
+%TF.SameCoordinates,Original*%
+%TF.FileFunction,Soldermask,Bot*%
+%TF.FilePolarity,Negative*%
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 10.0.0) date 2026-04-16 08:54:22*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+G04 Aperture macros list*
+%AMRoundRect*
+0 Rectangle with rounded corners*
+0 $1 Rounding radius*
+0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
+0 Add a 4 corners polygon primitive as box body*
+4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
+0 Add four circle primitives for the rounded corners*
+1,1,$1+$1,$2,$3*
+1,1,$1+$1,$4,$5*
+1,1,$1+$1,$6,$7*
+1,1,$1+$1,$8,$9*
+0 Add four rect primitives between the rounded corners*
+20,1,$1+$1,$2,$3,$4,$5,0*
+20,1,$1+$1,$4,$5,$6,$7,0*
+20,1,$1+$1,$6,$7,$8,$9,0*
+20,1,$1+$1,$8,$9,$2,$3,0*%
+G04 Aperture macros list end*
+%ADD10R,1.700000X1.700000*%
+%ADD11C,1.700000*%
+%ADD12C,5.600000*%
+%ADD13C,1.400000*%
+%ADD14RoundRect,0.770000X0.980000X0.980000X-0.980000X0.980000X-0.980000X-0.980000X0.980000X-0.980000X0*%
+%ADD15C,3.500000*%
+%ADD16C,1.440000*%
+%ADD17RoundRect,0.250000X0.450000X-0.450000X0.450000X0.450000X-0.450000X0.450000X-0.450000X-0.450000X0*%
+%ADD18C,0.650000*%
+%ADD19O,1.000000X2.100000*%
+%ADD20O,1.000000X1.600000*%
+%ADD21RoundRect,0.250000X-0.450000X0.450000X-0.450000X-0.450000X0.450000X-0.450000X0.450000X0.450000X0*%
+%ADD22RoundRect,0.575000X-0.575000X0.575000X-0.575000X-0.575000X0.575000X-0.575000X0.575000X0.575000X0*%
+%ADD23C,2.300000*%
+%ADD24R,2.000000X0.900000*%
+%ADD25C,4.100000*%
+%ADD26RoundRect,1.025000X-1.025000X1.025000X-1.025000X-1.025000X1.025000X-1.025000X1.025000X1.025000X0*%
+%ADD27C,0.600000*%
+%ADD28RoundRect,0.150000X0.512500X0.150000X-0.512500X0.150000X-0.512500X-0.150000X0.512500X-0.150000X0*%
+%ADD29RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
+%ADD30RoundRect,0.225000X-0.335876X-0.017678X-0.017678X-0.335876X0.335876X0.017678X0.017678X0.335876X0*%
+%ADD31RoundRect,0.140000X-0.170000X0.140000X-0.170000X-0.140000X0.170000X-0.140000X0.170000X0.140000X0*%
+%ADD32RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
+%ADD33RoundRect,0.250000X1.000000X0.650000X-1.000000X0.650000X-1.000000X-0.650000X1.000000X-0.650000X0*%
+%ADD34RoundRect,0.150000X-0.150000X0.587500X-0.150000X-0.587500X0.150000X-0.587500X0.150000X0.587500X0*%
+%ADD35RoundRect,0.150000X-0.512500X-0.150000X0.512500X-0.150000X0.512500X0.150000X-0.512500X0.150000X0*%
+%ADD36RoundRect,0.150000X0.150000X-0.587500X0.150000X0.587500X-0.150000X0.587500X-0.150000X-0.587500X0*%
+%ADD37RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
+%ADD38RoundRect,0.075000X-0.075000X0.650000X-0.075000X-0.650000X0.075000X-0.650000X0.075000X0.650000X0*%
+G04 APERTURE END LIST*
+D10*
+%TO.C,J1*%
+X116550000Y-54300000D03*
+D11*
+X114010000Y-54300000D03*
+X111470001Y-54300000D03*
+%TD*%
+D10*
+%TO.C,JP1*%
+X92670001Y-113308214D03*
+D11*
+X92670001Y-110768214D03*
+X92670001Y-108228215D03*
+%TD*%
+D10*
+%TO.C,J7*%
+X170380000Y-80025000D03*
+D11*
+X170380000Y-82565000D03*
+%TD*%
+D10*
+%TO.C,JP3*%
+X56300000Y-124460000D03*
+D11*
+X56300000Y-127000000D03*
+X56300000Y-129539999D03*
+%TD*%
+D12*
+%TO.C,H5*%
+X203000000Y-128000000D03*
+%TD*%
+D10*
+%TO.C,J5*%
+X166700000Y-80025000D03*
+D11*
+X166700000Y-82565000D03*
+%TD*%
+D10*
+%TO.C,J3*%
+X102200000Y-71475000D03*
+D11*
+X102200000Y-74015000D03*
+%TD*%
+D13*
+%TO.C,M1*%
+X198010609Y-129930575D03*
+X187010609Y-129930575D03*
+D14*
+X195010609Y-124930575D03*
+D15*
+X190010609Y-124930575D03*
+%TD*%
+D16*
+%TO.C,R20*%
+X160750000Y-70500000D03*
+X158210000Y-67960000D03*
+X155670001Y-70500000D03*
+%TD*%
+D12*
+%TO.C,H3*%
+X131000000Y-56000001D03*
+%TD*%
+%TO.C,H2*%
+X51000000Y-128000000D03*
+%TD*%
+%TO.C,H6*%
+X203000000Y-56000000D03*
+%TD*%
+D10*
+%TO.C,J4*%
+X96150000Y-71475000D03*
+D11*
+X96150000Y-74015000D03*
+%TD*%
+D10*
+%TO.C,J17*%
+X63560000Y-54800002D03*
+D11*
+X61020000Y-54800002D03*
+X58480001Y-54800002D03*
+X55940000Y-54800002D03*
+%TD*%
+D17*
+%TO.C,SW3*%
+X202500000Y-96050000D03*
+D13*
+X202500000Y-93550000D03*
+X202500000Y-91050000D03*
+X205800000Y-91050000D03*
+X205800000Y-93550000D03*
+X205800000Y-96050000D03*
+%TD*%
+D18*
+%TO.C,J18*%
+X73510000Y-125025000D03*
+X79290000Y-125025000D03*
+D19*
+X72080000Y-124495000D03*
+D20*
+X72080000Y-128675000D03*
+D19*
+X80720000Y-124495000D03*
+D20*
+X80720000Y-128675000D03*
+%TD*%
+D10*
+%TO.C,J16*%
+X61369999Y-129875000D03*
+D11*
+X63909999Y-129875000D03*
+X66449998Y-129875000D03*
+X68989999Y-129875000D03*
+%TD*%
+D10*
+%TO.C,J9*%
+X100220000Y-125360000D03*
+D11*
+X100220000Y-127900000D03*
+X97680000Y-125360000D03*
+X97680000Y-127900000D03*
+X95140001Y-125360000D03*
+X95140000Y-127900000D03*
+X92600000Y-125360000D03*
+X92600000Y-127900000D03*
+X90060000Y-125360000D03*
+X90060000Y-127900000D03*
+X87520000Y-125360000D03*
+X87520000Y-127900000D03*
+%TD*%
+D12*
+%TO.C,H4*%
+X123000000Y-56000000D03*
+%TD*%
+D10*
+%TO.C,J6*%
+X177075000Y-83300000D03*
+D11*
+X174535000Y-83300000D03*
+%TD*%
+D16*
+%TO.C,R30*%
+X188250000Y-70500000D03*
+X185710000Y-67960000D03*
+X183170001Y-70500000D03*
+%TD*%
+D21*
+%TO.C,SW2*%
+X51617500Y-117500000D03*
+D13*
+X51617500Y-120000000D03*
+X51617500Y-122500000D03*
+X48317501Y-122500000D03*
+X48317501Y-120000000D03*
+X48317501Y-117500000D03*
+%TD*%
+%TO.C,M4*%
+X135534999Y-129930575D03*
+X124534999Y-129930575D03*
+D14*
+X132534999Y-124930575D03*
+D15*
+X127534999Y-124930575D03*
+%TD*%
+D22*
+%TO.C,F3*%
+X192750000Y-58000000D03*
+X192750000Y-63200000D03*
+D23*
+X192750000Y-73300000D03*
+X192750000Y-78500000D03*
+%TD*%
+D24*
+%TO.C,BT1*%
+X205350000Y-61250000D03*
+X205350000Y-74750000D03*
+D25*
+X199350000Y-64400000D03*
+D26*
+X199350000Y-71600000D03*
+%TD*%
+D10*
+%TO.C,JP6*%
+X83800000Y-124600000D03*
+D11*
+X83800000Y-127140000D03*
+X83800000Y-129679999D03*
+%TD*%
+D12*
+%TO.C,H1*%
+X51000000Y-56000000D03*
+%TD*%
+D10*
+%TO.C,J2*%
+X50081250Y-73570000D03*
+D11*
+X50081250Y-76110000D03*
+X50081250Y-78649999D03*
+X50081250Y-81190000D03*
+%TD*%
+D27*
+%TO.C,U3*%
+X53750000Y-95975000D03*
+X55250000Y-95975000D03*
+X53000000Y-95225000D03*
+X54500000Y-95225000D03*
+X56000000Y-95225000D03*
+X53750000Y-94475000D03*
+X55250000Y-94475000D03*
+X53000000Y-93725001D03*
+X54500000Y-93725001D03*
+X56000000Y-93725000D03*
+X53750000Y-92975001D03*
+X55250000Y-92975000D03*
+%TD*%
+D10*
+%TO.C,J8*%
+X52340000Y-68680000D03*
+D11*
+X49800000Y-68680000D03*
+X52340000Y-66140000D03*
+X49800000Y-66140000D03*
+X52340000Y-63600001D03*
+X49800000Y-63600000D03*
+X52340000Y-61060000D03*
+X49800000Y-61060000D03*
+%TD*%
+D10*
+%TO.C,JP2*%
+X68620000Y-63060001D03*
+D11*
+X68620000Y-65600001D03*
+X68620000Y-68140000D03*
+%TD*%
+D13*
+%TO.C,M3*%
+X115535000Y-129800475D03*
+X104535000Y-129800475D03*
+D14*
+X112535000Y-124800475D03*
+D15*
+X107535000Y-124800475D03*
+%TD*%
+D13*
+%TO.C,M2*%
+X177010609Y-129930575D03*
+X166010609Y-129930575D03*
+D14*
+X174010609Y-124930575D03*
+D15*
+X169010609Y-124930575D03*
+%TD*%
+D28*
+%TO.C,D27*%
+X57137500Y-64650001D03*
+X57137500Y-65600000D03*
+X57137500Y-66549999D03*
+X54862500Y-66549999D03*
+X54862500Y-64650001D03*
+%TD*%
+D29*
+%TO.C,R9*%
+X51770000Y-105192500D03*
+X51770000Y-103542500D03*
+%TD*%
+D28*
+%TO.C,D30*%
+X63700000Y-125450001D03*
+X63700000Y-126400000D03*
+X63700000Y-127349999D03*
+X61425000Y-127349999D03*
+X61425000Y-125450001D03*
+%TD*%
+D30*
+%TO.C,C17*%
+X82551992Y-55076992D03*
+X83648008Y-56173008D03*
+%TD*%
+D31*
+%TO.C,C94*%
+X150000000Y-114840000D03*
+X150000000Y-115800000D03*
+%TD*%
+D32*
+%TO.C,C92*%
+X189472382Y-85479411D03*
+X187922382Y-85479411D03*
+%TD*%
+D31*
+%TO.C,C93*%
+X127200000Y-70470000D03*
+X127200000Y-71430000D03*
+%TD*%
+D33*
+%TO.C,D15*%
+X177800001Y-85620000D03*
+X173799999Y-85620000D03*
+%TD*%
+D34*
+%TO.C,D37*%
+X75460000Y-126215000D03*
+X77360000Y-126215000D03*
+X76410000Y-128090001D03*
+%TD*%
+D35*
+%TO.C,D10*%
+X52503750Y-78124999D03*
+X52503750Y-77175000D03*
+X52503750Y-76225001D03*
+X54778750Y-76225001D03*
+X54778750Y-78124999D03*
+%TD*%
+D36*
+%TO.C,D36*%
+X77350000Y-123540000D03*
+X75450000Y-123540000D03*
+X76400000Y-121664999D03*
+%TD*%
+D35*
+%TO.C,D31*%
+X61242500Y-59350000D03*
+X61242500Y-58400001D03*
+X61242500Y-57450002D03*
+X63517500Y-57450002D03*
+X63517500Y-59350000D03*
+%TD*%
+D32*
+%TO.C,C91*%
+X189472382Y-83929412D03*
+X187922382Y-83929412D03*
+%TD*%
+D30*
+%TO.C,C15*%
+X90101992Y-55201992D03*
+X91198008Y-56298008D03*
+%TD*%
+D28*
+%TO.C,D26*%
+X57137500Y-61250001D03*
+X57137500Y-62200000D03*
+X57137500Y-63149999D03*
+X54862500Y-63149999D03*
+X54862500Y-61250001D03*
+%TD*%
+%TO.C,U17*%
+X129937500Y-67550001D03*
+X129937500Y-68500000D03*
+X129937500Y-69449999D03*
+X127662500Y-69449999D03*
+X127662500Y-68500000D03*
+X127662500Y-67550001D03*
+%TD*%
+D37*
+%TO.C,C12*%
+X50270000Y-103592500D03*
+X50270000Y-105142500D03*
+%TD*%
+D30*
+%TO.C,C19*%
+X105251992Y-55251992D03*
+X106348008Y-56348008D03*
+%TD*%
+D34*
+%TO.C,D8*%
+X114600000Y-56212500D03*
+X116500000Y-56212500D03*
+X115550000Y-58087501D03*
+%TD*%
+D35*
+%TO.C,U16*%
+X146262500Y-116799998D03*
+X146262500Y-115849999D03*
+X146262500Y-114900000D03*
+X148537500Y-114900000D03*
+X148537500Y-115849999D03*
+X148537500Y-116799998D03*
+%TD*%
+D38*
+%TO.C,U14*%
+X186750000Y-77729412D03*
+X187250001Y-77729412D03*
+X187750000Y-77729412D03*
+X188249999Y-77729412D03*
+X188750000Y-77729412D03*
+X188750000Y-82129412D03*
+X188249999Y-82129412D03*
+X187750000Y-82129412D03*
+X187250001Y-82129412D03*
+X186750000Y-82129412D03*
+%TD*%
+D30*
+%TO.C,C18*%
+X97400000Y-55400000D03*
+X98496016Y-56496016D03*
+%TD*%
+D35*
+%TO.C,D28*%
+X94662500Y-123349999D03*
+X94662500Y-122400000D03*
+X94662500Y-121450001D03*
+X96937500Y-121450001D03*
+X96937500Y-123349999D03*
+%TD*%
+D30*
+%TO.C,C16*%
+X74651992Y-55251992D03*
+X75748008Y-56348008D03*
+%TD*%
+D28*
+%TO.C,D29*%
+X91137500Y-121350001D03*
+X91137500Y-122300000D03*
+X91137500Y-123249999D03*
+X88862500Y-123249999D03*
+X88862500Y-121350001D03*
+%TD*%
+M02*

PCBs/esp32-racer-B_Paste.gbr

@@ -0,0 +1,208 @@
+%TF.GenerationSoftware,KiCad,Pcbnew,10.0.0*%
+%TF.CreationDate,2026-04-16T08:54:22+12:00*%
+%TF.ProjectId,esp32-racer,65737033-322d-4726-9163-65722e6b6963,rev?*%
+%TF.SameCoordinates,Original*%
+%TF.FileFunction,Paste,Bot*%
+%TF.FilePolarity,Positive*%
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 10.0.0) date 2026-04-16 08:54:22*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+G04 Aperture macros list*
+%AMRoundRect*
+0 Rectangle with rounded corners*
+0 $1 Rounding radius*
+0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
+0 Add a 4 corners polygon primitive as box body*
+4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
+0 Add four circle primitives for the rounded corners*
+1,1,$1+$1,$2,$3*
+1,1,$1+$1,$4,$5*
+1,1,$1+$1,$6,$7*
+1,1,$1+$1,$8,$9*
+0 Add four rect primitives between the rounded corners*
+20,1,$1+$1,$2,$3,$4,$5,0*
+20,1,$1+$1,$4,$5,$6,$7,0*
+20,1,$1+$1,$6,$7,$8,$9,0*
+20,1,$1+$1,$8,$9,$2,$3,0*%
+G04 Aperture macros list end*
+%ADD10RoundRect,0.150000X0.512500X0.150000X-0.512500X0.150000X-0.512500X-0.150000X0.512500X-0.150000X0*%
+%ADD11RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
+%ADD12RoundRect,0.225000X-0.335876X-0.017678X-0.017678X-0.335876X0.335876X0.017678X0.017678X0.335876X0*%
+%ADD13RoundRect,0.140000X-0.170000X0.140000X-0.170000X-0.140000X0.170000X-0.140000X0.170000X0.140000X0*%
+%ADD14RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
+%ADD15RoundRect,0.250000X1.000000X0.650000X-1.000000X0.650000X-1.000000X-0.650000X1.000000X-0.650000X0*%
+%ADD16RoundRect,0.150000X-0.150000X0.587500X-0.150000X-0.587500X0.150000X-0.587500X0.150000X0.587500X0*%
+%ADD17RoundRect,0.150000X-0.512500X-0.150000X0.512500X-0.150000X0.512500X0.150000X-0.512500X0.150000X0*%
+%ADD18RoundRect,0.150000X0.150000X-0.587500X0.150000X0.587500X-0.150000X0.587500X-0.150000X-0.587500X0*%
+%ADD19RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
+%ADD20RoundRect,0.075000X-0.075000X0.650000X-0.075000X-0.650000X0.075000X-0.650000X0.075000X0.650000X0*%
+G04 APERTURE END LIST*
+D10*
+%TO.C,D27*%
+X57137500Y-64650001D03*
+X57137500Y-65600000D03*
+X57137500Y-66549999D03*
+X54862500Y-66549999D03*
+X54862500Y-64650001D03*
+%TD*%
+D11*
+%TO.C,R9*%
+X51770000Y-105192500D03*
+X51770000Y-103542500D03*
+%TD*%
+D10*
+%TO.C,D30*%
+X63700000Y-125450001D03*
+X63700000Y-126400000D03*
+X63700000Y-127349999D03*
+X61425000Y-127349999D03*
+X61425000Y-125450001D03*
+%TD*%
+D12*
+%TO.C,C17*%
+X82551992Y-55076992D03*
+X83648008Y-56173008D03*
+%TD*%
+D13*
+%TO.C,C94*%
+X150000000Y-114840000D03*
+X150000000Y-115800000D03*
+%TD*%
+D14*
+%TO.C,C92*%
+X189472382Y-85479411D03*
+X187922382Y-85479411D03*
+%TD*%
+D13*
+%TO.C,C93*%
+X127200000Y-70470000D03*
+X127200000Y-71430000D03*
+%TD*%
+D15*
+%TO.C,D15*%
+X177800001Y-85620000D03*
+X173799999Y-85620000D03*
+%TD*%
+D16*
+%TO.C,D37*%
+X75460000Y-126215000D03*
+X77360000Y-126215000D03*
+X76410000Y-128090001D03*
+%TD*%
+D17*
+%TO.C,D10*%
+X52503750Y-78124999D03*
+X52503750Y-77175000D03*
+X52503750Y-76225001D03*
+X54778750Y-76225001D03*
+X54778750Y-78124999D03*
+%TD*%
+D18*
+%TO.C,D36*%
+X77350000Y-123540000D03*
+X75450000Y-123540000D03*
+X76400000Y-121664999D03*
+%TD*%
+D17*
+%TO.C,D31*%
+X61242500Y-59350000D03*
+X61242500Y-58400001D03*
+X61242500Y-57450002D03*
+X63517500Y-57450002D03*
+X63517500Y-59350000D03*
+%TD*%
+D14*
+%TO.C,C91*%
+X189472382Y-83929412D03*
+X187922382Y-83929412D03*
+%TD*%
+D12*
+%TO.C,C15*%
+X90101992Y-55201992D03*
+X91198008Y-56298008D03*
+%TD*%
+D10*
+%TO.C,D26*%
+X57137500Y-61250001D03*
+X57137500Y-62200000D03*
+X57137500Y-63149999D03*
+X54862500Y-63149999D03*
+X54862500Y-61250001D03*
+%TD*%
+%TO.C,U17*%
+X129937500Y-67550001D03*
+X129937500Y-68500000D03*
+X129937500Y-69449999D03*
+X127662500Y-69449999D03*
+X127662500Y-68500000D03*
+X127662500Y-67550001D03*
+%TD*%
+D19*
+%TO.C,C12*%
+X50270000Y-103592500D03*
+X50270000Y-105142500D03*
+%TD*%
+D12*
+%TO.C,C19*%
+X105251992Y-55251992D03*
+X106348008Y-56348008D03*
+%TD*%
+D16*
+%TO.C,D8*%
+X114600000Y-56212500D03*
+X116500000Y-56212500D03*
+X115550000Y-58087501D03*
+%TD*%
+D17*
+%TO.C,U16*%
+X146262500Y-116799998D03*
+X146262500Y-115849999D03*
+X146262500Y-114900000D03*
+X148537500Y-114900000D03*
+X148537500Y-115849999D03*
+X148537500Y-116799998D03*
+%TD*%
+D20*
+%TO.C,U14*%
+X186750000Y-77729412D03*
+X187250001Y-77729412D03*
+X187750000Y-77729412D03*
+X188249999Y-77729412D03*
+X188750000Y-77729412D03*
+X188750000Y-82129412D03*
+X188249999Y-82129412D03*
+X187750000Y-82129412D03*
+X187250001Y-82129412D03*
+X186750000Y-82129412D03*
+%TD*%
+D12*
+%TO.C,C18*%
+X97400000Y-55400000D03*
+X98496016Y-56496016D03*
+%TD*%
+D17*
+%TO.C,D28*%
+X94662500Y-123349999D03*
+X94662500Y-122400000D03*
+X94662500Y-121450001D03*
+X96937500Y-121450001D03*
+X96937500Y-123349999D03*
+%TD*%
+D12*
+%TO.C,C16*%
+X74651992Y-55251992D03*
+X75748008Y-56348008D03*
+%TD*%
+D10*
+%TO.C,D29*%
+X91137500Y-121350001D03*
+X91137500Y-122300000D03*
+X91137500Y-123249999D03*
+X88862500Y-123249999D03*
+X88862500Y-121350001D03*
+%TD*%
+M02*

PCBs/esp32-racer-Edge_Cuts.gbr

@@ -0,0 +1,40 @@
+%TF.GenerationSoftware,KiCad,Pcbnew,10.0.0*%
+%TF.CreationDate,2026-04-16T08:54:22+12:00*%
+%TF.ProjectId,esp32-racer,65737033-322d-4726-9163-65722e6b6963,rev?*%
+%TF.SameCoordinates,Original*%
+%TF.FileFunction,Profile,NP*%
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 10.0.0) date 2026-04-16 08:54:22*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+%TA.AperFunction,Profile*%
+%ADD10C,0.050000*%
+%TD*%
+G04 APERTURE END LIST*
+D10*
+X47000000Y-56000000D02*
+X47000000Y-56000000D01*
+G75*
+G02*
+X51000000Y-52000000I4000000J0D01*
+G01*
+X202999999Y-52000000D01*
+G75*
+G02*
+X206999999Y-56000000I1J-4000000D01*
+G01*
+X206999999Y-128000000D01*
+G75*
+G02*
+X202999999Y-132000000I-3999999J0D01*
+G01*
+X51000000Y-132000000D01*
+G75*
+G02*
+X47000000Y-128000000I0J4000000D01*
+G01*
+X47000000Y-56000000D01*
+M02*

PCBs/esp32-racer-NPTH.drl

@@ -0,0 +1,17 @@
+M48
+; DRILL file KiCad 10.0.0 date 2026-04-16T08:54:47
+; FORMAT={-:-/ absolute / metric / decimal}
+; #@! TF.CreationDate,2026-04-16T08:54:47+12:00
+; #@! TF.GenerationSoftware,Kicad,Pcbnew,10.0.0
+; #@! TF.FileFunction,NonPlated,1,4,NPTH
+FMAT,2
+METRIC
+; #@! TA.AperFunction,NonPlated,NPTH,ComponentDrill
+T1C0.650
+%
+G90
+G05
+T1
+X73.51Y-125.025
+X79.29Y-125.025
+M30

PCBs/esp32-racer-job.gbrjob

@@ -0,0 +1,170 @@
+{
+  "Header": {
+    "GenerationSoftware": {
+      "Vendor": "KiCad",
+      "Application": "Pcbnew",
+      "Version": "10.0.0"
+    },
+    "CreationDate": "2026-04-16T08:54:22+12:00"
+  },
+  "GeneralSpecs": {
+    "ProjectId": {
+      "Name": "esp32-racer",
+      "GUID": "65737033-322d-4726-9163-65722e6b6963",
+      "Revision": "rev?"
+    },
+    "Size": {
+      "X": 160.05,
+      "Y": 80.05
+    },
+    "LayerNumber": 4,
+    "BoardThickness": 1.6,
+    "Finish": "None"
+  },
+  "DesignRules": [
+    {
+      "Layers": "Outer",
+      "PadToPad": 0.2,
+      "PadToTrack": 0.2,
+      "TrackToTrack": 0.2,
+      "MinLineWidth": 0.2,
+      "TrackToRegion": 0.2,
+      "RegionToRegion": 0.2
+    },
+    {
+      "Layers": "Inner",
+      "PadToPad": 0.0,
+      "PadToTrack": 0.0,
+      "TrackToTrack": 0.2,
+      "MinLineWidth": 0.2,
+      "TrackToRegion": 0.2,
+      "RegionToRegion": 0.2
+    }
+  ],
+  "FilesAttributes": [
+    {
+      "Path": "esp32-racer-F_Cu.gbr",
+      "FileFunction": "Copper,L1,Top",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-In1_Cu.gbr",
+      "FileFunction": "Copper,L2,Inr",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-In2_Cu.gbr",
+      "FileFunction": "Copper,L3,Inr",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-B_Cu.gbr",
+      "FileFunction": "Copper,L4,Bot",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-F_Paste.gbr",
+      "FileFunction": "SolderPaste,Top",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-B_Paste.gbr",
+      "FileFunction": "SolderPaste,Bot",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-F_Silkscreen.gbr",
+      "FileFunction": "Legend,Top",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-B_Silkscreen.gbr",
+      "FileFunction": "Legend,Bot",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-F_Mask.gbr",
+      "FileFunction": "SolderMask,Top",
+      "FilePolarity": "Negative"
+    },
+    {
+      "Path": "esp32-racer-B_Mask.gbr",
+      "FileFunction": "SolderMask,Bot",
+      "FilePolarity": "Negative"
+    },
+    {
+      "Path": "esp32-racer-Edge_Cuts.gbr",
+      "FileFunction": "Profile",
+      "FilePolarity": "Positive"
+    }
+  ],
+  "MaterialStackup": [
+    {
+      "Type": "Legend",
+      "Name": "Top Silk Screen"
+    },
+    {
+      "Type": "SolderPaste",
+      "Name": "Top Solder Paste"
+    },
+    {
+      "Type": "SolderMask",
+      "Thickness": 0.01,
+      "Name": "Top Solder Mask"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "F.Cu"
+    },
+    {
+      "Type": "Dielectric",
+      "Thickness": 0.1,
+      "Material": "FR4",
+      "Name": "F.Cu/In1.Cu",
+      "Notes": "Type: dielectric layer 1 (from F.Cu to In1.Cu)"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "In1.Cu"
+    },
+    {
+      "Type": "Dielectric",
+      "Thickness": 1.24,
+      "Material": "FR4",
+      "Name": "In1.Cu/In2.Cu",
+      "Notes": "Type: dielectric layer 2 (from In1.Cu to In2.Cu)"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "In2.Cu"
+    },
+    {
+      "Type": "Dielectric",
+      "Thickness": 0.1,
+      "Material": "FR4",
+      "Name": "In2.Cu/B.Cu",
+      "Notes": "Type: dielectric layer 3 (from In2.Cu to B.Cu)"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "B.Cu"
+    },
+    {
+      "Type": "SolderMask",
+      "Thickness": 0.01,
+      "Name": "Bottom Solder Mask"
+    },
+    {
+      "Type": "SolderPaste",
+      "Name": "Bottom Solder Paste"
+    },
+    {
+      "Type": "Legend",
+      "Name": "Bottom Silk Screen"
+    }
+  ]
+}

PCBs/old/esp32-racer-B_Mask.gbr

@@ -0,0 +1,477 @@
+%TF.GenerationSoftware,KiCad,Pcbnew,10.0.0*%
+%TF.CreationDate,2026-04-15T11:42:02+12:00*%
+%TF.ProjectId,esp32-racer,65737033-322d-4726-9163-65722e6b6963,rev?*%
+%TF.SameCoordinates,Original*%
+%TF.FileFunction,Soldermask,Bot*%
+%TF.FilePolarity,Negative*%
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 10.0.0) date 2026-04-15 11:42:02*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+G04 Aperture macros list*
+%AMRoundRect*
+0 Rectangle with rounded corners*
+0 $1 Rounding radius*
+0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
+0 Add a 4 corners polygon primitive as box body*
+4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
+0 Add four circle primitives for the rounded corners*
+1,1,$1+$1,$2,$3*
+1,1,$1+$1,$4,$5*
+1,1,$1+$1,$6,$7*
+1,1,$1+$1,$8,$9*
+0 Add four rect primitives between the rounded corners*
+20,1,$1+$1,$2,$3,$4,$5,0*
+20,1,$1+$1,$4,$5,$6,$7,0*
+20,1,$1+$1,$6,$7,$8,$9,0*
+20,1,$1+$1,$8,$9,$2,$3,0*%
+G04 Aperture macros list end*
+%ADD10R,1.700000X1.700000*%
+%ADD11C,1.700000*%
+%ADD12C,5.600000*%
+%ADD13C,1.400000*%
+%ADD14RoundRect,0.770000X0.980000X0.980000X-0.980000X0.980000X-0.980000X-0.980000X0.980000X-0.980000X0*%
+%ADD15C,3.500000*%
+%ADD16C,1.440000*%
+%ADD17RoundRect,0.250000X0.450000X-0.450000X0.450000X0.450000X-0.450000X0.450000X-0.450000X-0.450000X0*%
+%ADD18C,0.650000*%
+%ADD19O,1.000000X2.100000*%
+%ADD20O,1.000000X1.600000*%
+%ADD21RoundRect,0.250000X-0.450000X0.450000X-0.450000X-0.450000X0.450000X-0.450000X0.450000X0.450000X0*%
+%ADD22RoundRect,0.575000X-0.575000X0.575000X-0.575000X-0.575000X0.575000X-0.575000X0.575000X0.575000X0*%
+%ADD23C,2.300000*%
+%ADD24R,2.000000X0.900000*%
+%ADD25C,4.100000*%
+%ADD26RoundRect,1.025000X-1.025000X1.025000X-1.025000X-1.025000X1.025000X-1.025000X1.025000X1.025000X0*%
+%ADD27C,0.600000*%
+%ADD28RoundRect,0.150000X0.512500X0.150000X-0.512500X0.150000X-0.512500X-0.150000X0.512500X-0.150000X0*%
+%ADD29RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
+%ADD30RoundRect,0.225000X-0.335876X-0.017678X-0.017678X-0.335876X0.335876X0.017678X0.017678X0.335876X0*%
+%ADD31RoundRect,0.140000X-0.170000X0.140000X-0.170000X-0.140000X0.170000X-0.140000X0.170000X0.140000X0*%
+%ADD32RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
+%ADD33RoundRect,0.250000X1.000000X0.650000X-1.000000X0.650000X-1.000000X-0.650000X1.000000X-0.650000X0*%
+%ADD34RoundRect,0.150000X-0.150000X0.587500X-0.150000X-0.587500X0.150000X-0.587500X0.150000X0.587500X0*%
+%ADD35RoundRect,0.150000X-0.512500X-0.150000X0.512500X-0.150000X0.512500X0.150000X-0.512500X0.150000X0*%
+%ADD36RoundRect,0.150000X0.150000X-0.587500X0.150000X0.587500X-0.150000X0.587500X-0.150000X-0.587500X0*%
+%ADD37RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
+%ADD38RoundRect,0.075000X-0.075000X0.650000X-0.075000X-0.650000X0.075000X-0.650000X0.075000X0.650000X0*%
+G04 APERTURE END LIST*
+D10*
+%TO.C,J1*%
+X116550000Y-54300000D03*
+D11*
+X114010000Y-54300000D03*
+X111470001Y-54300000D03*
+%TD*%
+D10*
+%TO.C,JP1*%
+X92670001Y-113308214D03*
+D11*
+X92670001Y-110768214D03*
+X92670001Y-108228215D03*
+%TD*%
+D10*
+%TO.C,J7*%
+X170380000Y-80025000D03*
+D11*
+X170380000Y-82565000D03*
+%TD*%
+D10*
+%TO.C,JP3*%
+X56300000Y-124460000D03*
+D11*
+X56300000Y-127000000D03*
+X56300000Y-129539999D03*
+%TD*%
+D12*
+%TO.C,H5*%
+X203000000Y-128000000D03*
+%TD*%
+D10*
+%TO.C,J5*%
+X166700000Y-80025000D03*
+D11*
+X166700000Y-82565000D03*
+%TD*%
+D10*
+%TO.C,J3*%
+X102200000Y-71475000D03*
+D11*
+X102200000Y-74015000D03*
+%TD*%
+D13*
+%TO.C,M1*%
+X198010609Y-129930575D03*
+X187010609Y-129930575D03*
+D14*
+X195010609Y-124930575D03*
+D15*
+X190010609Y-124930575D03*
+%TD*%
+D16*
+%TO.C,R20*%
+X160750000Y-70500000D03*
+X158210000Y-67960000D03*
+X155670001Y-70500000D03*
+%TD*%
+D12*
+%TO.C,H3*%
+X131000000Y-56000001D03*
+%TD*%
+%TO.C,H2*%
+X51000000Y-128000000D03*
+%TD*%
+%TO.C,H6*%
+X203000000Y-56000000D03*
+%TD*%
+D10*
+%TO.C,J4*%
+X96150000Y-71475000D03*
+D11*
+X96150000Y-74015000D03*
+%TD*%
+D10*
+%TO.C,J17*%
+X63560000Y-54800002D03*
+D11*
+X61020000Y-54800002D03*
+X58480001Y-54800002D03*
+X55940000Y-54800002D03*
+%TD*%
+D17*
+%TO.C,SW3*%
+X202500000Y-96050000D03*
+D13*
+X202500000Y-93550000D03*
+X202500000Y-91050000D03*
+X205800000Y-91050000D03*
+X205800000Y-93550000D03*
+X205800000Y-96050000D03*
+%TD*%
+D18*
+%TO.C,J18*%
+X73510000Y-125025000D03*
+X79290000Y-125025000D03*
+D19*
+X72080000Y-124495000D03*
+D20*
+X72080000Y-128675000D03*
+D19*
+X80720000Y-124495000D03*
+D20*
+X80720000Y-128675000D03*
+%TD*%
+D10*
+%TO.C,J16*%
+X61369999Y-129875000D03*
+D11*
+X63909999Y-129875000D03*
+X66449998Y-129875000D03*
+X68989999Y-129875000D03*
+%TD*%
+D10*
+%TO.C,J9*%
+X100220000Y-125360000D03*
+D11*
+X100220000Y-127900000D03*
+X97680000Y-125360000D03*
+X97680000Y-127900000D03*
+X95140001Y-125360000D03*
+X95140000Y-127900000D03*
+X92600000Y-125360000D03*
+X92600000Y-127900000D03*
+X90060000Y-125360000D03*
+X90060000Y-127900000D03*
+X87520000Y-125360000D03*
+X87520000Y-127900000D03*
+%TD*%
+D12*
+%TO.C,H4*%
+X123000000Y-56000000D03*
+%TD*%
+D10*
+%TO.C,J6*%
+X177075000Y-83300000D03*
+D11*
+X174535000Y-83300000D03*
+%TD*%
+D16*
+%TO.C,R30*%
+X188250000Y-70500000D03*
+X185710000Y-67960000D03*
+X183170001Y-70500000D03*
+%TD*%
+D21*
+%TO.C,SW2*%
+X51617500Y-117500000D03*
+D13*
+X51617500Y-120000000D03*
+X51617500Y-122500000D03*
+X48317501Y-122500000D03*
+X48317501Y-120000000D03*
+X48317501Y-117500000D03*
+%TD*%
+%TO.C,M4*%
+X135534999Y-129930575D03*
+X124534999Y-129930575D03*
+D14*
+X132534999Y-124930575D03*
+D15*
+X127534999Y-124930575D03*
+%TD*%
+D22*
+%TO.C,F3*%
+X192750000Y-58000000D03*
+X192750000Y-63200000D03*
+D23*
+X192750000Y-73300000D03*
+X192750000Y-78500000D03*
+%TD*%
+D24*
+%TO.C,BT1*%
+X205350000Y-61250000D03*
+X205350000Y-74750000D03*
+D25*
+X199350000Y-64400000D03*
+D26*
+X199350000Y-71600000D03*
+%TD*%
+D10*
+%TO.C,JP6*%
+X83800000Y-124600000D03*
+D11*
+X83800000Y-127140000D03*
+X83800000Y-129679999D03*
+%TD*%
+D12*
+%TO.C,H1*%
+X51000000Y-56000000D03*
+%TD*%
+D10*
+%TO.C,J2*%
+X50081250Y-73570000D03*
+D11*
+X50081250Y-76110000D03*
+X50081250Y-78649999D03*
+X50081250Y-81190000D03*
+%TD*%
+D27*
+%TO.C,U3*%
+X53750000Y-95975000D03*
+X55250000Y-95975000D03*
+X53000000Y-95225000D03*
+X54500000Y-95225000D03*
+X56000000Y-95225000D03*
+X53750000Y-94475000D03*
+X55250000Y-94475000D03*
+X53000000Y-93725001D03*
+X54500000Y-93725001D03*
+X56000000Y-93725000D03*
+X53750000Y-92975001D03*
+X55250000Y-92975000D03*
+%TD*%
+D10*
+%TO.C,J8*%
+X52340000Y-68680000D03*
+D11*
+X49800000Y-68680000D03*
+X52340000Y-66140000D03*
+X49800000Y-66140000D03*
+X52340000Y-63600001D03*
+X49800000Y-63600000D03*
+X52340000Y-61060000D03*
+X49800000Y-61060000D03*
+%TD*%
+D10*
+%TO.C,JP2*%
+X68620000Y-63060001D03*
+D11*
+X68620000Y-65600001D03*
+X68620000Y-68140000D03*
+%TD*%
+D13*
+%TO.C,M3*%
+X115535000Y-129800475D03*
+X104535000Y-129800475D03*
+D14*
+X112535000Y-124800475D03*
+D15*
+X107535000Y-124800475D03*
+%TD*%
+D13*
+%TO.C,M2*%
+X177010609Y-129930575D03*
+X166010609Y-129930575D03*
+D14*
+X174010609Y-124930575D03*
+D15*
+X169010609Y-124930575D03*
+%TD*%
+D28*
+%TO.C,D27*%
+X57137500Y-64650001D03*
+X57137500Y-65600000D03*
+X57137500Y-66549999D03*
+X54862500Y-66549999D03*
+X54862500Y-64650001D03*
+%TD*%
+D29*
+%TO.C,R9*%
+X51770000Y-105192500D03*
+X51770000Y-103542500D03*
+%TD*%
+D28*
+%TO.C,D30*%
+X63700000Y-125450001D03*
+X63700000Y-126400000D03*
+X63700000Y-127349999D03*
+X61425000Y-127349999D03*
+X61425000Y-125450001D03*
+%TD*%
+D30*
+%TO.C,C17*%
+X82551992Y-55076992D03*
+X83648008Y-56173008D03*
+%TD*%
+D31*
+%TO.C,C94*%
+X150000000Y-114840000D03*
+X150000000Y-115800000D03*
+%TD*%
+D32*
+%TO.C,C92*%
+X189472382Y-85479411D03*
+X187922382Y-85479411D03*
+%TD*%
+D31*
+%TO.C,C93*%
+X127200000Y-70470000D03*
+X127200000Y-71430000D03*
+%TD*%
+D33*
+%TO.C,D15*%
+X177800001Y-85620000D03*
+X173799999Y-85620000D03*
+%TD*%
+D34*
+%TO.C,D37*%
+X75460000Y-126215000D03*
+X77360000Y-126215000D03*
+X76410000Y-128090001D03*
+%TD*%
+D35*
+%TO.C,D10*%
+X52503750Y-78124999D03*
+X52503750Y-77175000D03*
+X52503750Y-76225001D03*
+X54778750Y-76225001D03*
+X54778750Y-78124999D03*
+%TD*%
+D36*
+%TO.C,D36*%
+X77350000Y-123540000D03*
+X75450000Y-123540000D03*
+X76400000Y-121664999D03*
+%TD*%
+D35*
+%TO.C,D31*%
+X61242500Y-59350000D03*
+X61242500Y-58400001D03*
+X61242500Y-57450002D03*
+X63517500Y-57450002D03*
+X63517500Y-59350000D03*
+%TD*%
+D32*
+%TO.C,C91*%
+X189472382Y-83929412D03*
+X187922382Y-83929412D03*
+%TD*%
+D30*
+%TO.C,C15*%
+X90101992Y-55201992D03*
+X91198008Y-56298008D03*
+%TD*%
+D28*
+%TO.C,D26*%
+X57137500Y-61250001D03*
+X57137500Y-62200000D03*
+X57137500Y-63149999D03*
+X54862500Y-63149999D03*
+X54862500Y-61250001D03*
+%TD*%
+%TO.C,U17*%
+X129937500Y-67550001D03*
+X129937500Y-68500000D03*
+X129937500Y-69449999D03*
+X127662500Y-69449999D03*
+X127662500Y-68500000D03*
+X127662500Y-67550001D03*
+%TD*%
+D37*
+%TO.C,C12*%
+X50270000Y-103592500D03*
+X50270000Y-105142500D03*
+%TD*%
+D30*
+%TO.C,C19*%
+X105251992Y-55251992D03*
+X106348008Y-56348008D03*
+%TD*%
+D34*
+%TO.C,D8*%
+X114600000Y-56212500D03*
+X116500000Y-56212500D03*
+X115550000Y-58087501D03*
+%TD*%
+D35*
+%TO.C,U16*%
+X146262500Y-116799998D03*
+X146262500Y-115849999D03*
+X146262500Y-114900000D03*
+X148537500Y-114900000D03*
+X148537500Y-115849999D03*
+X148537500Y-116799998D03*
+%TD*%
+D38*
+%TO.C,U14*%
+X186750000Y-77729412D03*
+X187250001Y-77729412D03*
+X187750000Y-77729412D03*
+X188249999Y-77729412D03*
+X188750000Y-77729412D03*
+X188750000Y-82129412D03*
+X188249999Y-82129412D03*
+X187750000Y-82129412D03*
+X187250001Y-82129412D03*
+X186750000Y-82129412D03*
+%TD*%
+D30*
+%TO.C,C18*%
+X97400000Y-55400000D03*
+X98496016Y-56496016D03*
+%TD*%
+D35*
+%TO.C,D28*%
+X94662500Y-123349999D03*
+X94662500Y-122400000D03*
+X94662500Y-121450001D03*
+X96937500Y-121450001D03*
+X96937500Y-123349999D03*
+%TD*%
+D30*
+%TO.C,C16*%
+X74651992Y-55251992D03*
+X75748008Y-56348008D03*
+%TD*%
+D28*
+%TO.C,D29*%
+X91137500Y-121350001D03*
+X91137500Y-122300000D03*
+X91137500Y-123249999D03*
+X88862500Y-123249999D03*
+X88862500Y-121350001D03*
+%TD*%
+M02*

PCBs/old/esp32-racer-B_Paste.gbr

@@ -0,0 +1,208 @@
+%TF.GenerationSoftware,KiCad,Pcbnew,10.0.0*%
+%TF.CreationDate,2026-04-15T11:42:02+12:00*%
+%TF.ProjectId,esp32-racer,65737033-322d-4726-9163-65722e6b6963,rev?*%
+%TF.SameCoordinates,Original*%
+%TF.FileFunction,Paste,Bot*%
+%TF.FilePolarity,Positive*%
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 10.0.0) date 2026-04-15 11:42:02*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+G04 Aperture macros list*
+%AMRoundRect*
+0 Rectangle with rounded corners*
+0 $1 Rounding radius*
+0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
+0 Add a 4 corners polygon primitive as box body*
+4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
+0 Add four circle primitives for the rounded corners*
+1,1,$1+$1,$2,$3*
+1,1,$1+$1,$4,$5*
+1,1,$1+$1,$6,$7*
+1,1,$1+$1,$8,$9*
+0 Add four rect primitives between the rounded corners*
+20,1,$1+$1,$2,$3,$4,$5,0*
+20,1,$1+$1,$4,$5,$6,$7,0*
+20,1,$1+$1,$6,$7,$8,$9,0*
+20,1,$1+$1,$8,$9,$2,$3,0*%
+G04 Aperture macros list end*
+%ADD10RoundRect,0.150000X0.512500X0.150000X-0.512500X0.150000X-0.512500X-0.150000X0.512500X-0.150000X0*%
+%ADD11RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
+%ADD12RoundRect,0.225000X-0.335876X-0.017678X-0.017678X-0.335876X0.335876X0.017678X0.017678X0.335876X0*%
+%ADD13RoundRect,0.140000X-0.170000X0.140000X-0.170000X-0.140000X0.170000X-0.140000X0.170000X0.140000X0*%
+%ADD14RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
+%ADD15RoundRect,0.250000X1.000000X0.650000X-1.000000X0.650000X-1.000000X-0.650000X1.000000X-0.650000X0*%
+%ADD16RoundRect,0.150000X-0.150000X0.587500X-0.150000X-0.587500X0.150000X-0.587500X0.150000X0.587500X0*%
+%ADD17RoundRect,0.150000X-0.512500X-0.150000X0.512500X-0.150000X0.512500X0.150000X-0.512500X0.150000X0*%
+%ADD18RoundRect,0.150000X0.150000X-0.587500X0.150000X0.587500X-0.150000X0.587500X-0.150000X-0.587500X0*%
+%ADD19RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
+%ADD20RoundRect,0.075000X-0.075000X0.650000X-0.075000X-0.650000X0.075000X-0.650000X0.075000X0.650000X0*%
+G04 APERTURE END LIST*
+D10*
+%TO.C,D27*%
+X57137500Y-64650001D03*
+X57137500Y-65600000D03*
+X57137500Y-66549999D03*
+X54862500Y-66549999D03*
+X54862500Y-64650001D03*
+%TD*%
+D11*
+%TO.C,R9*%
+X51770000Y-105192500D03*
+X51770000Y-103542500D03*
+%TD*%
+D10*
+%TO.C,D30*%
+X63700000Y-125450001D03*
+X63700000Y-126400000D03*
+X63700000Y-127349999D03*
+X61425000Y-127349999D03*
+X61425000Y-125450001D03*
+%TD*%
+D12*
+%TO.C,C17*%
+X82551992Y-55076992D03*
+X83648008Y-56173008D03*
+%TD*%
+D13*
+%TO.C,C94*%
+X150000000Y-114840000D03*
+X150000000Y-115800000D03*
+%TD*%
+D14*
+%TO.C,C92*%
+X189472382Y-85479411D03*
+X187922382Y-85479411D03*
+%TD*%
+D13*
+%TO.C,C93*%
+X127200000Y-70470000D03*
+X127200000Y-71430000D03*
+%TD*%
+D15*
+%TO.C,D15*%
+X177800001Y-85620000D03*
+X173799999Y-85620000D03*
+%TD*%
+D16*
+%TO.C,D37*%
+X75460000Y-126215000D03*
+X77360000Y-126215000D03*
+X76410000Y-128090001D03*
+%TD*%
+D17*
+%TO.C,D10*%
+X52503750Y-78124999D03*
+X52503750Y-77175000D03*
+X52503750Y-76225001D03*
+X54778750Y-76225001D03*
+X54778750Y-78124999D03*
+%TD*%
+D18*
+%TO.C,D36*%
+X77350000Y-123540000D03*
+X75450000Y-123540000D03*
+X76400000Y-121664999D03*
+%TD*%
+D17*
+%TO.C,D31*%
+X61242500Y-59350000D03*
+X61242500Y-58400001D03*
+X61242500Y-57450002D03*
+X63517500Y-57450002D03*
+X63517500Y-59350000D03*
+%TD*%
+D14*
+%TO.C,C91*%
+X189472382Y-83929412D03*
+X187922382Y-83929412D03*
+%TD*%
+D12*
+%TO.C,C15*%
+X90101992Y-55201992D03*
+X91198008Y-56298008D03*
+%TD*%
+D10*
+%TO.C,D26*%
+X57137500Y-61250001D03*
+X57137500Y-62200000D03*
+X57137500Y-63149999D03*
+X54862500Y-63149999D03*
+X54862500Y-61250001D03*
+%TD*%
+%TO.C,U17*%
+X129937500Y-67550001D03*
+X129937500Y-68500000D03*
+X129937500Y-69449999D03*
+X127662500Y-69449999D03*
+X127662500Y-68500000D03*
+X127662500Y-67550001D03*
+%TD*%
+D19*
+%TO.C,C12*%
+X50270000Y-103592500D03*
+X50270000Y-105142500D03*
+%TD*%
+D12*
+%TO.C,C19*%
+X105251992Y-55251992D03*
+X106348008Y-56348008D03*
+%TD*%
+D16*
+%TO.C,D8*%
+X114600000Y-56212500D03*
+X116500000Y-56212500D03*
+X115550000Y-58087501D03*
+%TD*%
+D17*
+%TO.C,U16*%
+X146262500Y-116799998D03*
+X146262500Y-115849999D03*
+X146262500Y-114900000D03*
+X148537500Y-114900000D03*
+X148537500Y-115849999D03*
+X148537500Y-116799998D03*
+%TD*%
+D20*
+%TO.C,U14*%
+X186750000Y-77729412D03*
+X187250001Y-77729412D03*
+X187750000Y-77729412D03*
+X188249999Y-77729412D03*
+X188750000Y-77729412D03*
+X188750000Y-82129412D03*
+X188249999Y-82129412D03*
+X187750000Y-82129412D03*
+X187250001Y-82129412D03*
+X186750000Y-82129412D03*
+%TD*%
+D12*
+%TO.C,C18*%
+X97400000Y-55400000D03*
+X98496016Y-56496016D03*
+%TD*%
+D17*
+%TO.C,D28*%
+X94662500Y-123349999D03*
+X94662500Y-122400000D03*
+X94662500Y-121450001D03*
+X96937500Y-121450001D03*
+X96937500Y-123349999D03*
+%TD*%
+D12*
+%TO.C,C16*%
+X74651992Y-55251992D03*
+X75748008Y-56348008D03*
+%TD*%
+D10*
+%TO.C,D29*%
+X91137500Y-121350001D03*
+X91137500Y-122300000D03*
+X91137500Y-123249999D03*
+X88862500Y-123249999D03*
+X88862500Y-121350001D03*
+%TD*%
+M02*

PCBs/old/esp32-racer-Edge_Cuts.gbr

@@ -0,0 +1,40 @@
+%TF.GenerationSoftware,KiCad,Pcbnew,10.0.0*%
+%TF.CreationDate,2026-04-15T11:42:03+12:00*%
+%TF.ProjectId,esp32-racer,65737033-322d-4726-9163-65722e6b6963,rev?*%
+%TF.SameCoordinates,Original*%
+%TF.FileFunction,Profile,NP*%
+%FSLAX46Y46*%
+G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
+G04 Created by KiCad (PCBNEW 10.0.0) date 2026-04-15 11:42:03*
+%MOMM*%
+%LPD*%
+G01*
+G04 APERTURE LIST*
+%TA.AperFunction,Profile*%
+%ADD10C,0.050000*%
+%TD*%
+G04 APERTURE END LIST*
+D10*
+X47000000Y-56000000D02*
+X47000000Y-56000000D01*
+G75*
+G02*
+X51000000Y-52000000I4000000J0D01*
+G01*
+X202999999Y-52000000D01*
+G75*
+G02*
+X206999999Y-56000000I1J-4000000D01*
+G01*
+X206999999Y-128000000D01*
+G75*
+G02*
+X202999999Y-132000000I-3999999J0D01*
+G01*
+X51000000Y-132000000D01*
+G75*
+G02*
+X47000000Y-128000000I0J4000000D01*
+G01*
+X47000000Y-56000000D01*
+M02*

PCBs/old/esp32-racer-NPTH.drl

@@ -0,0 +1,17 @@
+M48
+; DRILL file KiCad 10.0.0 date 2026-04-15T11:42:13
+; FORMAT={-:-/ absolute / metric / decimal}
+; #@! TF.CreationDate,2026-04-15T11:42:13+12:00
+; #@! TF.GenerationSoftware,Kicad,Pcbnew,10.0.0
+; #@! TF.FileFunction,NonPlated,1,4,NPTH
+FMAT,2
+METRIC
+; #@! TA.AperFunction,NonPlated,NPTH,ComponentDrill
+T1C0.650
+%
+G90
+G05
+T1
+X73.51Y-125.025
+X79.29Y-125.025
+M30

PCBs/old/esp32-racer-job.gbrjob

@@ -0,0 +1,170 @@
+{
+  "Header": {
+    "GenerationSoftware": {
+      "Vendor": "KiCad",
+      "Application": "Pcbnew",
+      "Version": "10.0.0"
+    },
+    "CreationDate": "2026-04-15T11:42:03+12:00"
+  },
+  "GeneralSpecs": {
+    "ProjectId": {
+      "Name": "esp32-racer",
+      "GUID": "65737033-322d-4726-9163-65722e6b6963",
+      "Revision": "rev?"
+    },
+    "Size": {
+      "X": 160.05,
+      "Y": 80.05
+    },
+    "LayerNumber": 4,
+    "BoardThickness": 1.6,
+    "Finish": "None"
+  },
+  "DesignRules": [
+    {
+      "Layers": "Outer",
+      "PadToPad": 0.2,
+      "PadToTrack": 0.2,
+      "TrackToTrack": 0.2,
+      "MinLineWidth": 0.2,
+      "TrackToRegion": 0.2,
+      "RegionToRegion": 0.2
+    },
+    {
+      "Layers": "Inner",
+      "PadToPad": 0.0,
+      "PadToTrack": 0.0,
+      "TrackToTrack": 0.2,
+      "MinLineWidth": 0.2,
+      "TrackToRegion": 0.2,
+      "RegionToRegion": 0.2
+    }
+  ],
+  "FilesAttributes": [
+    {
+      "Path": "esp32-racer-F_Cu.gbr",
+      "FileFunction": "Copper,L1,Top",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-In1_Cu.gbr",
+      "FileFunction": "Copper,L2,Inr",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-In2_Cu.gbr",
+      "FileFunction": "Copper,L3,Inr",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-B_Cu.gbr",
+      "FileFunction": "Copper,L4,Bot",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-F_Paste.gbr",
+      "FileFunction": "SolderPaste,Top",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-B_Paste.gbr",
+      "FileFunction": "SolderPaste,Bot",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-F_Silkscreen.gbr",
+      "FileFunction": "Legend,Top",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-B_Silkscreen.gbr",
+      "FileFunction": "Legend,Bot",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "esp32-racer-F_Mask.gbr",
+      "FileFunction": "SolderMask,Top",
+      "FilePolarity": "Negative"
+    },
+    {
+      "Path": "esp32-racer-B_Mask.gbr",
+      "FileFunction": "SolderMask,Bot",
+      "FilePolarity": "Negative"
+    },
+    {
+      "Path": "esp32-racer-Edge_Cuts.gbr",
+      "FileFunction": "Profile",
+      "FilePolarity": "Positive"
+    }
+  ],
+  "MaterialStackup": [
+    {
+      "Type": "Legend",
+      "Name": "Top Silk Screen"
+    },
+    {
+      "Type": "SolderPaste",
+      "Name": "Top Solder Paste"
+    },
+    {
+      "Type": "SolderMask",
+      "Thickness": 0.01,
+      "Name": "Top Solder Mask"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "F.Cu"
+    },
+    {
+      "Type": "Dielectric",
+      "Thickness": 0.1,
+      "Material": "FR4",
+      "Name": "F.Cu/In1.Cu",
+      "Notes": "Type: dielectric layer 1 (from F.Cu to In1.Cu)"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "In1.Cu"
+    },
+    {
+      "Type": "Dielectric",
+      "Thickness": 1.24,
+      "Material": "FR4",
+      "Name": "In1.Cu/In2.Cu",
+      "Notes": "Type: dielectric layer 2 (from In1.Cu to In2.Cu)"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "In2.Cu"
+    },
+    {
+      "Type": "Dielectric",
+      "Thickness": 0.1,
+      "Material": "FR4",
+      "Name": "In2.Cu/B.Cu",
+      "Notes": "Type: dielectric layer 3 (from In2.Cu to B.Cu)"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "B.Cu"
+    },
+    {
+      "Type": "SolderMask",
+      "Thickness": 0.01,
+      "Name": "Bottom Solder Mask"
+    },
+    {
+      "Type": "SolderPaste",
+      "Name": "Bottom Solder Paste"
+    },
+    {
+      "Type": "Legend",
+      "Name": "Bottom Silk Screen"
+    }
+  ]
+}

comps/power_switch/2026-03-05_00-16-56.kicad_sym

@@ -0,0 +1,112 @@
+(kicad_symbol_lib (version 20211014) (generator kicad_symbol_editor)
+  (symbol "NCP45770IMN24TWG" (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
+    (property "Reference" "U" (id 0) (at 20.32 10.16 0)
+      (effects (font (size 1.524 1.524)))
+    )
+    (property "Value" "NCP45770IMN24TWG" (id 1) (at 20.32 7.62 0)
+      (effects (font (size 1.524 1.524)))
+    )
+    (property "Footprint" "DFN12_506DY_ONS" (id 2) (at 0 0 0)
+      (effects (font (size 1.27 1.27) italic) hide)
+    )
+    (property "Datasheet" "NCP45770IMN24TWG" (id 3) (at 0 0 0)
+      (effects (font (size 1.27 1.27) italic) hide)
+    )
+    (property "ki_keywords" "NCP45770IMN24TWG" (id 4) (at 0 0 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "ki_locked" "" (id 5) (at 0 0 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "ki_fp_filters" "DFN12_506DY_ONS DFN12_506DY_ONS-M DFN12_506DY_ONS-L" (id 6) (at 0 0 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (symbol "NCP45770IMN24TWG_0_1"
+      (polyline
+        (pts
+          (xy 7.62 5.08)
+          (xy 7.62 -20.32)
+        )
+        (stroke (width 0.127) (type default) (color 0 0 0 0))
+        (fill (type none))
+      )
+      (polyline
+        (pts
+          (xy 7.62 -20.32)
+          (xy 33.02 -20.32)
+        )
+        (stroke (width 0.127) (type default) (color 0 0 0 0))
+        (fill (type none))
+      )
+      (polyline
+        (pts
+          (xy 33.02 -20.32)
+          (xy 33.02 5.08)
+        )
+        (stroke (width 0.127) (type default) (color 0 0 0 0))
+        (fill (type none))
+      )
+      (polyline
+        (pts
+          (xy 33.02 5.08)
+          (xy 7.62 5.08)
+        )
+        (stroke (width 0.127) (type default) (color 0 0 0 0))
+        (fill (type none))
+      )
+      (pin output line (at 0 0 0) (length 7.62)
+        (name "VOUT" (effects (font (size 1.27 1.27))))
+        (number "1" (effects (font (size 1.27 1.27))))
+      )
+      (pin output line (at 0 -2.54 0) (length 7.62)
+        (name "VOUT" (effects (font (size 1.27 1.27))))
+        (number "2" (effects (font (size 1.27 1.27))))
+      )
+      (pin output line (at 0 -5.08 0) (length 7.62)
+        (name "VOUT" (effects (font (size 1.27 1.27))))
+        (number "3" (effects (font (size 1.27 1.27))))
+      )
+      (pin output line (at 0 -7.62 0) (length 7.62)
+        (name "VOUT" (effects (font (size 1.27 1.27))))
+        (number "4" (effects (font (size 1.27 1.27))))
+      )
+      (pin output line (at 0 -10.16 0) (length 7.62)
+        (name "VOUT" (effects (font (size 1.27 1.27))))
+        (number "5" (effects (font (size 1.27 1.27))))
+      )
+      (pin power_out line (at 0 -12.7 0) (length 7.62)
+        (name "VSS" (effects (font (size 1.27 1.27))))
+        (number "6" (effects (font (size 1.27 1.27))))
+      )
+      (pin unspecified line (at 40.64 -15.24 180) (length 7.62)
+        (name "SR" (effects (font (size 1.27 1.27))))
+        (number "7" (effects (font (size 1.27 1.27))))
+      )
+      (pin output line (at 40.64 -12.7 180) (length 7.62)
+        (name "PG" (effects (font (size 1.27 1.27))))
+        (number "8" (effects (font (size 1.27 1.27))))
+      )
+      (pin unspecified line (at 40.64 -10.16 180) (length 7.62)
+        (name "OCP" (effects (font (size 1.27 1.27))))
+        (number "9" (effects (font (size 1.27 1.27))))
+      )
+      (pin power_in line (at 40.64 -7.62 180) (length 7.62)
+        (name "VCC" (effects (font (size 1.27 1.27))))
+        (number "10" (effects (font (size 1.27 1.27))))
+      )
+      (pin input line (at 40.64 -5.08 180) (length 7.62)
+        (name "EN" (effects (font (size 1.27 1.27))))
+        (number "11" (effects (font (size 1.27 1.27))))
+      )
+      (pin power_in line (at 40.64 -2.54 180) (length 7.62)
+        (name "VIN" (effects (font (size 1.27 1.27))))
+        (number "12" (effects (font (size 1.27 1.27))))
+      )
+      (pin power_in line (at 40.64 0 180) (length 7.62)
+        (name "VIN" (effects (font (size 1.27 1.27))))
+        (number "13" (effects (font (size 1.27 1.27))))
+      )
+    )
+  )
+)
+

comps/power_switch/footprints.pretty/DFN12_506DY_ONS-L.kicad_mod

@@ -0,0 +1,60 @@
+(footprint "DFN12_506DY_ONS" (version 20211014) (generator pcbnew)
+  (layer "F.Cu")
+  (tags "NCP45770IMN24TWG ")
+  (attr smd)
+  (fp_text reference "REF**" (at 0 0 unlocked) (layer F.SilkS)
+    (effects (font (size 1 1) (thickness 0.15)))
+  )
+  (fp_text value DFN12_506DY_ONS (at 0 0 unlocked) (layer F.Fab)
+    (effects (font (size 1 1) (thickness 0.15)))
+  )
+  (fp_text user "${REFERENCE}" (at 0 0 unlocked) (layer F.Fab)
+    (effects (font (size 1 1) (thickness 0.15)))
+  )
+  (fp_poly (pts
+      (xy -0.9033 -1.1954)
+      (xy -0.9033 -0.1)
+      (xy 0.9033 -0.1)
+      (xy 0.9033 -1.1954)
+    ) (layer "F.Paste") (width 0) (fill solid))
+  (fp_poly (pts
+      (xy -0.9033 0.1)
+      (xy -0.9033 1.1954)
+      (xy 0.9033 1.1954)
+      (xy 0.9033 0.1)
+    ) (layer "F.Paste") (width 0) (fill solid))
+  (fp_line (start -1.8542 1.4786) (end -1.8542 -1.4786) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -1.8542 -1.4786) (end -1.651 -1.4786) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 1.8542 -1.4786) (end 1.651 -1.4786) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 1.8542 -1.4786) (end 1.8542 1.4786) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 1.8542 1.4786) (end 1.651 1.4786) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -1.8542 1.4786) (end -1.651 1.4786) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -1.651 1.651) (end -1.651 1.4786) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -1.651 -1.4786) (end -1.651 -1.651) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -1.651 -1.651) (end 1.651 -1.651) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 1.651 -1.651) (end 1.651 -1.4786) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 1.651 1.4786) (end 1.651 1.651) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 1.651 1.651) (end -1.651 1.651) (layer "F.CrtYd") (width 0.1524))
+  (fp_circle (center -2.3034 -1.25) (end -2.2018 -1.25) (layer "F.SilkS") (width 0.1524) (fill none))
+  (fp_circle (center -1.143 -1.25) (end -1.0668 -1.25) (layer "F.Fab") (width 0.0254) (fill none))
+  (fp_line (start -0.997826 1.6764) (end 0.997826 1.6764) (layer "F.SilkS") (width 0.1524))
+  (fp_line (start 0.997826 -1.6764) (end -0.997826 -1.6764) (layer "F.SilkS") (width 0.1524))
+  (fp_line (start -1.5494 1.5494) (end 1.5494 1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_line (start 1.5494 1.5494) (end 1.5494 -1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_line (start 1.5494 -1.5494) (end -1.5494 -1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_line (start -1.5494 -1.5494) (end -1.5494 1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_arc (start 0.3048 -1.5494) (mid 0 -1.2446) (end -0.3048 -1.5494) (layer "F.Fab") (width 0.0254))
+  (pad "1" smd rect (at -1.4478 -1.25) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "2" smd rect (at -1.4478 -0.750001) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "3" smd rect (at -1.4478 -0.25) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "4" smd rect (at -1.4478 0.25) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "5" smd rect (at -1.4478 0.750001) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "6" smd rect (at -1.4478 1.25) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "7" smd rect (at 1.4478 1.25) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "8" smd rect (at 1.4478 0.750001) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "9" smd rect (at 1.4478 0.25) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "10" smd rect (at 1.4478 -0.25) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "11" smd rect (at 1.4478 -0.750001) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "12" smd rect (at 1.4478 -1.25) (size 0.6096 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "13" smd rect (at 0 0) (size 2.0066 2.5908) (layers "F.Cu" "F.Paste" "F.Mask"))
+)

comps/power_switch/footprints.pretty/DFN12_506DY_ONS-M.kicad_mod

@@ -0,0 +1,60 @@
+(footprint "DFN12_506DY_ONS" (version 20211014) (generator pcbnew)
+  (layer "F.Cu")
+  (tags "NCP45770IMN24TWG ")
+  (attr smd)
+  (fp_text reference "REF**" (at 0 0 unlocked) (layer F.SilkS)
+    (effects (font (size 1 1) (thickness 0.15)))
+  )
+  (fp_text value DFN12_506DY_ONS (at 0 0 unlocked) (layer F.Fab)
+    (effects (font (size 1 1) (thickness 0.15)))
+  )
+  (fp_text user "${REFERENCE}" (at 0 0 unlocked) (layer F.Fab)
+    (effects (font (size 1 1) (thickness 0.15)))
+  )
+  (fp_poly (pts
+      (xy -0.9033 -1.1954)
+      (xy -0.9033 -0.1)
+      (xy 0.9033 -0.1)
+      (xy 0.9033 -1.1954)
+    ) (layer "F.Paste") (width 0) (fill solid))
+  (fp_poly (pts
+      (xy -0.9033 0.1)
+      (xy -0.9033 1.1954)
+      (xy 0.9033 1.1954)
+      (xy 0.9033 0.1)
+    ) (layer "F.Paste") (width 0) (fill solid))
+  (fp_line (start -2.4638 1.885) (end -2.4638 -1.885) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -2.4638 -1.885) (end -2.0574 -1.885) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 2.4638 -1.885) (end 2.0574 -1.885) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 2.4638 -1.885) (end 2.4638 1.885) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 2.4638 1.885) (end 2.0574 1.885) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -2.4638 1.885) (end -2.0574 1.885) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -2.0574 2.0574) (end -2.0574 1.885) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -2.0574 -1.885) (end -2.0574 -2.0574) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -2.0574 -2.0574) (end 2.0574 -2.0574) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 2.0574 -2.0574) (end 2.0574 -1.885) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 2.0574 1.885) (end 2.0574 2.0574) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 2.0574 2.0574) (end -2.0574 2.0574) (layer "F.CrtYd") (width 0.1524))
+  (fp_circle (center -2.5066 -1.25) (end -2.405 -1.25) (layer "F.SilkS") (width 0.1524) (fill none))
+  (fp_circle (center -1.143 -1.25) (end -1.0668 -1.25) (layer "F.Fab") (width 0.0254) (fill none))
+  (fp_line (start -0.997826 1.6764) (end 0.997826 1.6764) (layer "F.SilkS") (width 0.1524))
+  (fp_line (start 0.997826 -1.6764) (end -0.997826 -1.6764) (layer "F.SilkS") (width 0.1524))
+  (fp_line (start -1.5494 1.5494) (end 1.5494 1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_line (start 1.5494 1.5494) (end 1.5494 -1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_line (start 1.5494 -1.5494) (end -1.5494 -1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_line (start -1.5494 -1.5494) (end -1.5494 1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_arc (start 0.3048 -1.5494) (mid 0 -1.2446) (end -0.3048 -1.5494) (layer "F.Fab") (width 0.0254))
+  (pad "1" smd rect (at -1.5494 -1.25) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "2" smd rect (at -1.5494 -0.750001) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "3" smd rect (at -1.5494 -0.25) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "4" smd rect (at -1.5494 0.25) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "5" smd rect (at -1.5494 0.750001) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "6" smd rect (at -1.5494 1.25) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "7" smd rect (at 1.5494 1.25) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "8" smd rect (at 1.5494 0.750001) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "9" smd rect (at 1.5494 0.25) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "10" smd rect (at 1.5494 -0.25) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "11" smd rect (at 1.5494 -0.750001) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "12" smd rect (at 1.5494 -1.25) (size 0.8128 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "13" smd rect (at 0 0) (size 2.0066 2.5908) (layers "F.Cu" "F.Paste" "F.Mask"))
+)

comps/power_switch/footprints.pretty/DFN12_506DY_ONS.kicad_mod

@@ -0,0 +1,60 @@
+(footprint "DFN12_506DY_ONS" (version 20211014) (generator pcbnew)
+  (layer "F.Cu")
+  (tags "NCP45770IMN24TWG ")
+  (attr smd)
+  (fp_text reference "REF**" (at 0 0 unlocked) (layer F.SilkS)
+    (effects (font (size 1 1) (thickness 0.15)))
+  )
+  (fp_text value DFN12_506DY_ONS (at 0 0 unlocked) (layer F.Fab)
+    (effects (font (size 1 1) (thickness 0.15)))
+  )
+  (fp_text user "${REFERENCE}" (at 0 0 unlocked) (layer F.Fab)
+    (effects (font (size 1 1) (thickness 0.15)))
+  )
+  (fp_poly (pts
+      (xy -0.9033 -1.1954)
+      (xy -0.9033 -0.1)
+      (xy 0.9033 -0.1)
+      (xy 0.9033 -1.1954)
+    ) (layer "F.Paste") (width 0) (fill solid))
+  (fp_poly (pts
+      (xy -0.9033 0.1)
+      (xy -0.9033 1.1954)
+      (xy 0.9033 1.1954)
+      (xy 0.9033 0.1)
+    ) (layer "F.Paste") (width 0) (fill solid))
+  (fp_line (start -2.1082 1.631) (end -2.1082 -1.631) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -2.1082 -1.631) (end -1.8034 -1.631) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 2.1082 -1.631) (end 1.8034 -1.631) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 2.1082 -1.631) (end 2.1082 1.631) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 2.1082 1.631) (end 1.8034 1.631) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -2.1082 1.631) (end -1.8034 1.631) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -1.8034 1.8034) (end -1.8034 1.631) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -1.8034 -1.631) (end -1.8034 -1.8034) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start -1.8034 -1.8034) (end 1.8034 -1.8034) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 1.8034 -1.8034) (end 1.8034 -1.631) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 1.8034 1.631) (end 1.8034 1.8034) (layer "F.CrtYd") (width 0.1524))
+  (fp_line (start 1.8034 1.8034) (end -1.8034 1.8034) (layer "F.CrtYd") (width 0.1524))
+  (fp_circle (center -2.405 -1.25) (end -2.3034 -1.25) (layer "F.SilkS") (width 0.1524) (fill none))
+  (fp_circle (center -1.143 -1.25) (end -1.0668 -1.25) (layer "F.Fab") (width 0.0254) (fill none))
+  (fp_line (start -0.997826 1.6764) (end 0.997826 1.6764) (layer "F.SilkS") (width 0.1524))
+  (fp_line (start 0.997826 -1.6764) (end -0.997826 -1.6764) (layer "F.SilkS") (width 0.1524))
+  (fp_line (start -1.5494 1.5494) (end 1.5494 1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_line (start 1.5494 1.5494) (end 1.5494 -1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_line (start 1.5494 -1.5494) (end -1.5494 -1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_line (start -1.5494 -1.5494) (end -1.5494 1.5494) (layer "F.Fab") (width 0.0254))
+  (fp_arc (start 0.3048 -1.5494) (mid 0 -1.2446) (end -0.3048 -1.5494) (layer "F.Fab") (width 0.0254))
+  (pad "1" smd rect (at -1.4986 -1.25) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "2" smd rect (at -1.4986 -0.750001) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "3" smd rect (at -1.4986 -0.25) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "4" smd rect (at -1.4986 0.25) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "5" smd rect (at -1.4986 0.750001) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "6" smd rect (at -1.4986 1.25) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "7" smd rect (at 1.4986 1.25) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "8" smd rect (at 1.4986 0.750001) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "9" smd rect (at 1.4986 0.25) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "10" smd rect (at 1.4986 -0.25) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "11" smd rect (at 1.4986 -0.750001) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "12" smd rect (at 1.4986 -1.25) (size 0.7112 0.254) (layers "F.Cu" "F.Paste" "F.Mask"))
+  (pad "13" smd rect (at 0 0) (size 2.0066 2.5908) (layers "F.Cu" "F.Paste" "F.Mask"))
+)

docs/esp32-racer_erc.rpt

@@ -0,0 +1,225 @@
+ERC report (2026-04-14T22:31:54, Encoding UTF8)
+Report includes: Errors, Warnings
+
+***** Sheet /
+[hier_label_mismatch]: Sheet pin POWER_EN has no matching hierarchical label inside the sheet
+    ; error
+    @(57.15 mm, 49.53 mm): Hierarchical Sheet Pin 'POWER_EN'
+[no_connect_dangling]: Unconnected "no connection" flag
+    ; warning
+    @(57.15 mm, 53.34 mm): No Connect
+[lib_symbol_issues]: The current configuration does not include the symbol library 'power_switch'
+    ; warning
+    @(96.52 mm, 92.71 mm): Symbol U5 [NCP45770IMN24TWG]
+[lib_symbol_issues]: The current configuration does not include the symbol library 'power_switch'
+    ; warning
+    @(96.52 mm, 154.94 mm): Symbol U6 [NCP45770IMN24TWG]
+[lib_symbol_mismatch]: Symbol 'TPS2116DRL' doesn't match copy in library 'Power_Management'
+    ; warning
+    @(217.17 mm, 27.94 mm): Symbol U8 [TPS2116DRL]
+[unconnected_wire_endpoint]: Unconnected wire endpoint
+    ; warning
+    @(176.53 mm, 134.62 mm): Vertical Wire, length 11.43 mm
+[unconnected_wire_endpoint]: Unconnected wire endpoint
+    ; warning
+    @(191.77 mm, 134.62 mm): Vertical Wire, length 13.97 mm
+[lib_symbol_mismatch]: Symbol 'Battery' doesn't match copy in library 'Device'
+    ; warning
+    @(25.40 mm, 99.06 mm): Symbol BT1 [Battery]
+[lib_symbol_issues]: The symbol library 'esp32-racer-lib' was not found at '/home/zekkos/Documents/ta/461/esp32-racer/hardware/esp32-racer-lib/esp32-racer-lib.kicad_sym'
+    ; warning
+    @(73.66 mm, 109.22 mm): Symbol Q17 [DOZ50N03]
+[lib_symbol_issues]: The symbol library 'esp32-racer-lib' was not found at '/home/zekkos/Documents/ta/461/esp32-racer/hardware/esp32-racer-lib/esp32-racer-lib.kicad_sym'
+    ; warning
+    @(134.62 mm, 109.22 mm): Symbol Q18 [DOZ50N03]
+[lib_symbol_mismatch]: Symbol 'USB_C_Receptacle_USB2.0_14P' doesn't match copy in library 'Connector'
+    ; warning
+    @(213.36 mm, 106.68 mm): Symbol J18 [USB_C_Receptacle_USB2.0_14P]
+[lib_symbol_mismatch]: Symbol 'TXS0102DCT' doesn't match copy in library 'Logic_LevelTranslator'
+    ; warning
+    @(52.07 mm, 49.53 mm): Symbol U2 [TXS0102DCT]
+[lib_symbol_mismatch]: Symbol 'TXB0104D' doesn't match copy in library 'Logic_LevelTranslator'
+    ; warning
+    @(46.99 mm, 91.44 mm): Symbol U19 [TXB0104D]
+[lib_symbol_mismatch]: Symbol 'TXS0102DCT' doesn't match copy in library 'Logic_LevelTranslator'
+    ; warning
+    @(209.55 mm, 67.31 mm): Symbol U21 [TXS0102DCT]
+[lib_symbol_mismatch]: Symbol 'TXS0102DCT' doesn't match copy in library 'Logic_LevelTranslator'
+    ; warning
+    @(207.01 mm, 138.43 mm): Symbol U20 [TXS0102DCT]
+[lib_symbol_mismatch]: Symbol 'INA228' doesn't match copy in library 'Sensor_Energy'
+    ; warning
+    @(62.23 mm, 60.96 mm): Symbol U14 [INA228]
+[lib_symbol_mismatch]: Symbol 'ADC128D818' doesn't match copy in library 'Analog_ADC'
+    ; warning
+    @(49.53 mm, 165.10 mm): Symbol U13 [ADC128D818]
+[lib_symbol_issues]: The symbol library 'esp32-racer-lib' was not found at '/home/zekkos/Documents/ta/461/esp32-racer/hardware/esp32-racer-lib/esp32-racer-lib.kicad_sym'
+    ; warning
+    @(129.54 mm, 91.44 mm): Symbol U12 [DRV8701E]
+[lib_symbol_issues]: The symbol library 'esp32-racer-lib' was not found at '/home/zekkos/Documents/ta/461/esp32-racer/hardware/esp32-racer-lib/esp32-racer-lib.kicad_sym'
+    ; warning
+    @(162.56 mm, 71.12 mm): Symbol Q13 [DOZ50N03]
+[lib_symbol_issues]: The symbol library 'esp32-racer-lib' was not found at '/home/zekkos/Documents/ta/461/esp32-racer/hardware/esp32-racer-lib/esp32-racer-lib.kicad_sym'
+    ; warning
+    @(162.56 mm, 81.28 mm): Symbol Q14 [DOZ50N03]
+[lib_symbol_issues]: The symbol library 'esp32-racer-lib' was not found at '/home/zekkos/Documents/ta/461/esp32-racer/hardware/esp32-racer-lib/esp32-racer-lib.kicad_sym'
+    ; warning
+    @(180.34 mm, 86.36 mm): Symbol Q15 [DOZ50N03]
+[lib_symbol_issues]: The symbol library 'esp32-racer-lib' was not found at '/home/zekkos/Documents/ta/461/esp32-racer/hardware/esp32-racer-lib/esp32-racer-lib.kicad_sym'
+    ; warning
+    @(180.34 mm, 96.52 mm): Symbol Q16 [DOZ50N03]
+
+***** Sheet /MOTOR_DRIVER2/
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(129.54 mm, 63.50 mm): Symbol U12 Pin 1 [VM, Power input, Line]
+
+***** Sheet /MCU/
+[pin_not_connected]: Pin not connected
+    ; error
+    @(100.33 mm, 173.99 mm): Symbol U3 Pin 24 [IO47, Bidirectional, Line]
+[pin_not_connected]: Pin not connected
+    ; error
+    @(100.33 mm, 176.53 mm): Symbol U3 Pin 25 [IO48, Bidirectional, Line]
+
+***** Sheet /PWR/
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(72.39 mm, 26.67 mm): Symbol U4 Pin 2 [VIN, Power input, Line]
+[pin_not_connected]: Pin not connected
+    ; error
+    @(82.55 mm, 48.26 mm): Symbol U4 Hidden pin 9 [GND, Passive, Line]
+[duplicate_pins]: Pin 9 on symbol 'U4' is connected to different nets: GND and Net-(U4-GND-Pad9)
+    ; error
+    @(90.17 mm, 55.88 mm): Symbol U4 Pin 9 [EPAD, Passive, Line]
+    @(82.55 mm, 48.26 mm): Symbol U4 Hidden pin 9 [GND, Passive, Line]
+[pin_to_pin]: Pins of type Output and Output are connected
+    ; error
+    @(55.88 mm, 106.68 mm): Symbol U5 Pin 8 [PG, Output, Line]
+    @(55.88 mm, 168.91 mm): Symbol U6 Pin 8 [PG, Output, Line]
+[pin_to_pin]: Pins of type Output and Output are connected
+    ; error
+    @(96.52 mm, 92.71 mm): Symbol U5 Pin 1 [VOUT, Output, Line]
+    @(96.52 mm, 95.25 mm): Symbol U5 Pin 2 [VOUT, Output, Line]
+[pin_to_pin]: Pins of type Output and Output are connected
+    ; error
+    @(96.52 mm, 95.25 mm): Symbol U5 Pin 2 [VOUT, Output, Line]
+    @(96.52 mm, 97.79 mm): Symbol U5 Pin 3 [VOUT, Output, Line]
+[pin_to_pin]: Pins of type Output and Output are connected
+    ; error
+    @(96.52 mm, 97.79 mm): Symbol U5 Pin 3 [VOUT, Output, Line]
+    @(96.52 mm, 100.33 mm): Symbol U5 Pin 4 [VOUT, Output, Line]
+[pin_to_pin]: Pins of type Output and Output are connected
+    ; error
+    @(96.52 mm, 100.33 mm): Symbol U5 Pin 4 [VOUT, Output, Line]
+    @(96.52 mm, 102.87 mm): Symbol U5 Pin 5 [VOUT, Output, Line]
+[pin_to_pin]: Pins of type Power output and Power output are connected
+    ; error
+    @(76.20 mm, 120.65 mm): Symbol U5 Pin 6 [VSS, Power output, Line]
+    @(76.20 mm, 182.88 mm): Symbol U6 Pin 6 [VSS, Power output, Line]
+[pin_to_pin]: Pins of type Output and Output are connected
+    ; error
+    @(96.52 mm, 154.94 mm): Symbol U6 Pin 1 [VOUT, Output, Line]
+    @(96.52 mm, 157.48 mm): Symbol U6 Pin 2 [VOUT, Output, Line]
+[pin_to_pin]: Pins of type Output and Output are connected
+    ; error
+    @(96.52 mm, 157.48 mm): Symbol U6 Pin 2 [VOUT, Output, Line]
+    @(96.52 mm, 160.02 mm): Symbol U6 Pin 3 [VOUT, Output, Line]
+[pin_to_pin]: Pins of type Output and Output are connected
+    ; error
+    @(96.52 mm, 160.02 mm): Symbol U6 Pin 3 [VOUT, Output, Line]
+    @(96.52 mm, 162.56 mm): Symbol U6 Pin 4 [VOUT, Output, Line]
+[pin_to_pin]: Pins of type Output and Output are connected
+    ; error
+    @(96.52 mm, 162.56 mm): Symbol U6 Pin 4 [VOUT, Output, Line]
+    @(96.52 mm, 165.10 mm): Symbol U6 Pin 5 [VOUT, Output, Line]
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(207.01 mm, 22.86 mm): Symbol U8 Pin 3 [VIN1, Power input, Line]
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(207.01 mm, 45.72 mm): Symbol U8 Pin 6 [VIN2, Power input, Line]
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(173.99 mm, 123.19 mm): Symbol #PWR089 Pin 1 [Power input, Line]
+[duplicate_pins]: Pin 9 on symbol 'U7' is connected to different nets: Net-(U7-GND-Pad9) and GND
+    ; error
+    @(191.77 mm, 99.06 mm): Symbol U7 Hidden pin 9 [GND, Passive, Line]
+    @(199.39 mm, 106.68 mm): Symbol U7 Pin 9 [EPAD, Passive, Line]
+[pin_not_connected]: Pin not connected
+    ; error
+    @(191.77 mm, 99.06 mm): Symbol U7 Hidden pin 9 [GND, Passive, Line]
+[hier_label_mismatch]: Hierarchical label POWER_SUPPLIED has no matching sheet pin in the parent sheet
+    ; error
+    @(236.22 mm, 45.72 mm): Hierarchical Label 'POWER_SUPPLIED'
+[pin_to_pin]: Pins of type Unspecified and Passive are connected
+    ; warning
+    @(96.52 mm, 107.95 mm): Symbol U5 Pin 7 [SR, Unspecified, Line]
+    @(110.49 mm, 110.49 mm): Symbol C38 Pin 1 [Passive, Line]
+[pin_to_pin]: Pins of type Unspecified and Passive are connected
+    ; warning
+    @(96.52 mm, 111.76 mm): Symbol U5 Pin 9 [OCP, Unspecified, Line]
+    @(96.52 mm, 111.76 mm): Symbol R24 Pin 1 [Passive, Line]
+[pin_to_pin]: Pins of type Unspecified and Passive are connected
+    ; warning
+    @(96.52 mm, 170.18 mm): Symbol U6 Pin 7 [SR, Unspecified, Line]
+    @(110.49 mm, 172.72 mm): Symbol C43 Pin 1 [Passive, Line]
+[pin_to_pin]: Pins of type Unspecified and Passive are connected
+    ; warning
+    @(96.52 mm, 173.99 mm): Symbol U6 Pin 9 [OCP, Unspecified, Line]
+    @(96.52 mm, 173.99 mm): Symbol R25 Pin 1 [Passive, Line]
+[multiple_net_names]: Both +5V and 5v@2.5A are attached to the same items; +5V will be used in the netlist
+    ; warning
+    @(280.67 mm, 19.05 mm): Symbol #PWR0112 Pin 1 [Power input, Line]
+    @(236.22 mm, 22.86 mm): Label '5v@2.5A'
+[multiple_net_names]: Both +8V and 8v@3A are attached to the same items; +8V will be used in the netlist
+    ; warning
+    @(280.67 mm, 74.93 mm): Symbol #PWR0114 Pin 1 [Power input, Line]
+    @(240.03 mm, 85.09 mm): Label '8v@3A'
+[multiple_net_names]: Both +3.3V and 3.3v@1A are attached to the same items; +3.3V will be used in the netlist
+    ; warning
+    @(276.86 mm, 146.05 mm): Symbol #PWR0110 Pin 1 [Power input, Line]
+    @(266.70 mm, 147.32 mm): Label '3.3v@1A'
+
+***** Sheet /MOTOR_DRIVER1/
+
+***** Sheet /MOTOR_DRIVER3/
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(129.54 mm, 63.50 mm): Symbol U12 Pin 1 [VM, Power input, Line]
+
+***** Sheet /MOTOR_DRIVER4/
+
+***** Sheet /BOARD_STAT_MESUREMENT/
+
+***** Sheet /EXTERNAL_INTERFACING_DEVICES/
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(50.80 mm, 73.66 mm): Symbol U19 Pin 14 [VCCB, Power input, Line]
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(213.36 mm, 54.61 mm): Symbol U21 Pin 7 [VCCB, Power input, Line]
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(210.82 mm, 125.73 mm): Symbol U20 Pin 7 [VCCB, Power input, Line]
+
+***** Sheet /PWR/POWER_CONNECTORS/
+[power_pin_not_driven]: Input Power pin not driven by any Output Power pins
+    ; error
+    @(205.74 mm, 130.81 mm): Symbol #PWR0206 Pin 1 [Power input, Line]
+[multiple_net_names]: Both +VBAT and BATT_SHUNT- are attached to the same items; +VBAT will be used in the netlist
+    ; warning
+    @(181.61 mm, 88.90 mm): Symbol #PWR0205 Pin 1 [Power input, Line]
+    @(177.80 mm, 97.79 mm): Hierarchical Label 'BATT_SHUNT-'
+[multiple_net_names]: Both VBUS and 5V@3A are attached to the same items; VBUS will be used in the netlist
+    ; warning
+    @(252.73 mm, 67.31 mm): Symbol #PWR0213 Pin 1 [Power input, Line]
+    @(231.14 mm, 69.85 mm): Label '5V@3A'
+
+ ** ERC messages: 58  Errors 28  Warnings 30
+
+ ** Ignored checks:
+    - Global label only appears once in the schematic
+    - Four connection points are joined together
+    - SPICE model issue
+    - Assigned footprint doesn't match footprint filters

hardware/esp32-racer/#auto_saved_files#

@@ -1,2 +0,0 @@
-C:\Users\sirli\repos\esp32-racer\hardware\esp32-racer\_autosave-esp32-racer.kicad_sch
-C:\Users\sirli\repos\esp32-racer\hardware\esp32-racer\_autosave-POWER.kicad_sch

hardware/esp32-racer/_autosave-POWER.kicad_sch

@@ -1,8 +0,0 @@
-(kicad_sch
-	(version 20250114)
-	(generator "eeschema")
-	(generator_version "9.0")
-	(uuid "aadf6184-8e5a-46b0-8c9a-8f0946362383")
-	(paper "A4")
-	(lib_symbols)
-)

hardware/esp32-racer/_autosave-esp32-racer.kicad_sch

@@ -1,140 +0,0 @@
-(kicad_sch
-	(version 20250114)
-	(generator "eeschema")
-	(generator_version "9.0")
-	(uuid "1d580319-54a9-438f-a4a3-ea2f61f357b8")
-	(paper "A4")
-	(lib_symbols)
-	(sheet
-		(at 142.24 66.04)
-		(size 40.64 24.13)
-		(exclude_from_sim no)
-		(in_bom yes)
-		(on_board yes)
-		(dnp no)
-		(fields_autoplaced yes)
-		(stroke
-			(width 0.1524)
-			(type solid)
-		)
-		(fill
-			(color 0 0 0 0.0000)
-		)
-		(uuid "2d868a8b-8f53-45e0-b871-4d23b4a3af01")
-		(property "Sheetname" "MCU"
-			(at 142.24 65.3284 0)
-			(effects
-				(font
-					(size 1.27 1.27)
-				)
-				(justify left bottom)
-			)
-		)
-		(property "Sheetfile" "MCU.kicad_sch"
-			(at 142.24 90.7546 0)
-			(effects
-				(font
-					(size 1.27 1.27)
-				)
-				(justify left top)
-			)
-		)
-		(instances
-			(project "esp32-racer"
-				(path "/1d580319-54a9-438f-a4a3-ea2f61f357b8"
-					(page "3")
-				)
-			)
-		)
-	)
-	(sheet
-		(at 43.18 66.04)
-		(size 36.83 19.05)
-		(exclude_from_sim no)
-		(in_bom yes)
-		(on_board yes)
-		(dnp no)
-		(fields_autoplaced yes)
-		(stroke
-			(width 0.1524)
-			(type solid)
-		)
-		(fill
-			(color 0 0 0 0.0000)
-		)
-		(uuid "3a8db7ce-aa08-4df2-b8f5-69a729164fbf")
-		(property "Sheetname" "USB_C_IN"
-			(at 43.18 65.3284 0)
-			(effects
-				(font
-					(size 1.27 1.27)
-				)
-				(justify left bottom)
-			)
-		)
-		(property "Sheetfile" "USBCPD.kicad_sch"
-			(at 43.18 85.6746 0)
-			(effects
-				(font
-					(size 1.27 1.27)
-				)
-				(justify left top)
-			)
-		)
-		(instances
-			(project "esp32-racer"
-				(path "/1d580319-54a9-438f-a4a3-ea2f61f357b8"
-					(page "3")
-				)
-			)
-		)
-	)
-	(sheet
-		(at 44.45 107.95)
-		(size 35.56 33.02)
-		(exclude_from_sim no)
-		(in_bom yes)
-		(on_board yes)
-		(dnp no)
-		(fields_autoplaced yes)
-		(stroke
-			(width 0.1524)
-			(type solid)
-		)
-		(fill
-			(color 0 0 0 0.0000)
-		)
-		(uuid "fc2e2ab5-a71a-4257-a8ff-fb1f82fe26da")
-		(property "Sheetname" "POWER"
-			(at 44.45 107.2384 0)
-			(effects
-				(font
-					(size 1.27 1.27)
-				)
-				(justify left bottom)
-			)
-		)
-		(property "Sheetfile" "POWER.kicad_sch"
-			(at 44.45 141.5546 0)
-			(effects
-				(font
-					(size 1.27 1.27)
-				)
-				(justify left top)
-			)
-		)
-		(instances
-			(project "esp32-racer"
-				(path "/1d580319-54a9-438f-a4a3-ea2f61f357b8"
-					(page "4")
-				)
-			)
-		)
-	)
-	(sheet_instances
-		(path "/"
-			(page "1")
-		)
-	)
-	(embedded_fonts no)
-)

hardware/esp32-racer/esp32-racer-footprints.pretty/Heatsink.kicad_mod

@@ -0,0 +1,369 @@
+(footprint "Heatsink"
+	(version 20241229)
+	(generator "pcbnew")
+	(generator_version "9.0")
+	(layer "F.Cu")
+	(property "Reference" "REF**"
+		(at 0 -0.5 0)
+		(unlocked yes)
+		(layer "F.SilkS")
+		(uuid "cb9cf1ad-facf-4b11-bc9c-37e2a9429426")
+		(effects
+			(font
+				(size 1 1)
+				(thickness 0.1)
+			)
+		)
+	)
+	(property "Value" "Heatsink"
+		(at 0 1 0)
+		(unlocked yes)
+		(layer "F.Fab")
+		(uuid "2519c350-9fba-4521-a251-30e70ad8d501")
+		(effects
+			(font
+				(size 1 1)
+				(thickness 0.15)
+			)
+		)
+	)
+	(property "Datasheet" ""
+		(at 0 0 0)
+		(unlocked yes)
+		(layer "F.Fab")
+		(hide yes)
+		(uuid "610d9bfd-0d52-4abc-b6a0-ad66ee8d1928")
+		(effects
+			(font
+				(size 1 1)
+				(thickness 0.15)
+			)
+		)
+	)
+	(property "Description" ""
+		(at 0 0 0)
+		(unlocked yes)
+		(layer "F.Fab")
+		(hide yes)
+		(uuid "b47203dd-ba46-4c7c-bf14-df5247d9d966")
+		(effects
+			(font
+				(size 1 1)
+				(thickness 0.15)
+			)
+		)
+	)
+	(attr through_hole)
+	(fp_rect
+		(start -15.5 -10.5)
+		(end 15.5 10.5)
+		(stroke
+			(width 0.1)
+			(type solid)
+		)
+		(fill no)
+		(layer "F.SilkS")
+		(uuid "dbbc6e0e-0705-4694-a5be-7a75629a2c3d")
+	)
+	(fp_circle
+		(center -12 -7)
+		(end -12 -10)
+		(stroke
+			(width 0.1)
+			(type default)
+		)
+		(fill no)
+		(layer "F.SilkS")
+		(uuid "1ce2443d-48f7-4bd2-9de1-191ad4e6977d")
+	)
+	(fp_circle
+		(center -12 7)
+		(end -9 7)
+		(stroke
+			(width 0.1)
+			(type default)
+		)
+		(fill no)
+		(layer "F.SilkS")
+		(uuid "826cc2b8-7324-408d-9020-942a6e2f4b25")
+	)
+	(fp_circle
+		(center 12 -7)
+		(end 12 -10)
+		(stroke
+			(width 0.1)
+			(type default)
+		)
+		(fill no)
+		(layer "F.SilkS")
+		(uuid "8306f52b-3f75-4465-a0dd-0f3d12d7d87c")
+	)
+	(fp_circle
+		(center 12 7)
+		(end 9 7)
+		(stroke
+			(width 0.1)
+			(type default)
+		)
+		(fill no)
+		(layer "F.SilkS")
+		(uuid "7f516ee6-7869-4364-afa0-827db99160b9")
+	)
+	(fp_circle
+		(center -12 -7)
+		(end -12 -10)
+		(stroke
+			(width 0.1)
+			(type default)
+		)
+		(fill no)
+		(layer "B.SilkS")
+		(uuid "1680c4b5-50bf-497e-a06c-0f9f9b5090ee")
+	)
+	(fp_circle
+		(center -12 7)
+		(end -9 7)
+		(stroke
+			(width 0.1)
+			(type default)
+		)
+		(fill no)
+		(layer "B.SilkS")
+		(uuid "18dfa688-96cd-4284-bf02-fde7a6c2d17d")
+	)
+	(fp_circle
+		(center 12 -7)
+		(end 12 -10)
+		(stroke
+			(width 0.1)
+			(type default)
+		)
+		(fill no)
+		(layer "B.SilkS")
+		(uuid "cd938069-7401-440d-9460-dfcafbb59d47")
+	)
+	(fp_circle
+		(center 12 7)
+		(end 9 7)
+		(stroke
+			(width 0.1)
+			(type default)
+		)
+		(fill no)
+		(layer "B.SilkS")
+		(uuid "596ede84-d2dd-4ff7-9555-78ea24a082d9")
+	)
+	(fp_circle
+		(center -12 -7)
+		(end -15 -7)
+		(stroke
+			(width 0.05)
+			(type default)
+		)
+		(fill no)
+		(layer "B.CrtYd")
+		(uuid "6025ad02-d8e4-4a00-9752-4243ca74b6e8")
+	)
+	(fp_circle
+		(center -12 7)
+		(end -15 7)
+		(stroke
+			(width 0.05)
+			(type default)
+		)
+		(fill no)
+		(layer "B.CrtYd")
+		(uuid "80c4c8b7-cec9-4e55-98bb-5e7b44eebd1b")
+	)
+	(fp_circle
+		(center 12 -7)
+		(end 9 -7)
+		(stroke
+			(width 0.05)
+			(type default)
+		)
+		(fill no)
+		(layer "B.CrtYd")
+		(uuid "ce9adab7-46c3-49c7-a521-baba5ef2a299")
+	)
+	(fp_circle
+		(center 12 7)
+		(end 9 7)
+		(stroke
+			(width 0.05)
+			(type default)
+		)
+		(fill no)
+		(layer "B.CrtYd")
+		(uuid "39fd1f5b-8725-4ad8-94c4-e82e8a5607dd")
+	)
+	(fp_circle
+		(center -12 -7)
+		(end -9 -7)
+		(stroke
+			(width 0.05)
+			(type default)
+		)
+		(fill no)
+		(layer "F.CrtYd")
+		(uuid "acc0f2b9-3dc7-4195-ba85-61c1e1b7d028")
+	)
+	(fp_circle
+		(center -12 7)
+		(end -9 7)
+		(stroke
+			(width 0.05)
+			(type default)
+		)
+		(fill no)
+		(layer "F.CrtYd")
+		(uuid "3fb2d1b2-4963-40b9-8546-0c3892b3b0cc")
+	)
+	(fp_circle
+		(center 12 -7)
+		(end 9 -7)
+		(stroke
+			(width 0.05)
+			(type default)
+		)
+		(fill no)
+		(layer "F.CrtYd")
+		(uuid "476cd487-a98a-47be-ac76-034de8dc2b64")
+	)
+	(fp_circle
+		(center 12 7)
+		(end 9 7)
+		(stroke
+			(width 0.05)
+			(type default)
+		)
+		(fill no)
+		(layer "F.CrtYd")
+		(uuid "ad4cc003-a9d5-4e6c-8a43-15f7a6226e2c")
+	)
+	(fp_text user "${REFERENCE}"
+		(at 0 2.5 0)
+		(unlocked yes)
+		(layer "F.Fab")
+		(uuid "0f85ba72-0f4f-4943-b209-bbe5efe11ffe")
+		(effects
+			(font
+				(size 1 1)
+				(thickness 0.15)
+			)
+		)
+	)
+	(dimension
+		(type orthogonal)
+		(layer "B.SilkS")
+		(uuid "22667f7a-6e24-446e-b1bb-8286ded4b8c3")
+		(pts
+			(xy -8 -7) (xy 8 -7)
+		)
+		(height 0)
+		(orientation 0)
+		(format
+			(prefix "")
+			(suffix "")
+			(units 3)
+			(units_format 0)
+			(precision 4)
+			(override_value "24")
+			(suppress_zeroes yes)
+		)
+		(style
+			(thickness 0.1)
+			(arrow_length 1.27)
+			(text_position_mode 0)
+			(arrow_direction outward)
+			(extension_height 0.58642)
+			(extension_offset 0.5)
+			(keep_text_aligned yes)
+		)
+		(gr_text "24"
+			(at 0 -8.1 0)
+			(layer "B.SilkS")
+			(uuid "22667f7a-6e24-446e-b1bb-8286ded4b8c3")
+			(effects
+				(font
+					(size 1 1)
+					(thickness 0.1)
+				)
+				(justify mirror)
+			)
+		)
+	)
+	(dimension
+		(type orthogonal)
+		(layer "B.SilkS")
+		(uuid "adba9e55-6ebc-4299-8b3d-6732cbd28237")
+		(pts
+			(xy 12 3) (xy 12 -3)
+		)
+		(height 0)
+		(orientation 1)
+		(format
+			(prefix "")
+			(suffix "")
+			(units 3)
+			(units_format 0)
+			(precision 4)
+			(override_value "14")
+			(suppress_zeroes yes)
+		)
+		(style
+			(thickness 0.1)
+			(arrow_length 1.27)
+			(text_position_mode 0)
+			(arrow_direction outward)
+			(extension_height 0.58642)
+			(extension_offset 0.5)
+			(keep_text_aligned yes)
+		)
+		(gr_text "14"
+			(at 10.9 0 90)
+			(layer "B.SilkS")
+			(uuid "adba9e55-6ebc-4299-8b3d-6732cbd28237")
+			(effects
+				(font
+					(size 1 1)
+					(thickness 0.1)
+				)
+				(justify mirror)
+			)
+		)
+	)
+	(pad "1" thru_hole circle
+		(at -12 -7)
+		(size 5.5 5.5)
+		(drill 3.2)
+		(layers "*.Cu" "*.Mask")
+		(remove_unused_layers no)
+		(uuid "d759b78c-a409-4d93-9010-7a196c6a5cf8")
+	)
+	(pad "1" thru_hole circle
+		(at -12 7)
+		(size 5.5 5.5)
+		(drill 3.2)
+		(layers "*.Cu" "*.Mask")
+		(remove_unused_layers no)
+		(uuid "0451e68c-c90b-44a4-b8dd-b7e72501529e")
+	)
+	(pad "1" thru_hole circle
+		(at 12 -7)
+		(size 5.5 5.5)
+		(drill 3.2)
+		(layers "*.Cu" "*.Mask")
+		(remove_unused_layers no)
+		(uuid "cf309a21-5566-4d0c-968f-8088cf310817")
+	)
+	(pad "1" thru_hole circle
+		(at 12 7)
+		(size 5.5 5.5)
+		(drill 3.2)
+		(layers "*.Cu" "*.Mask")
+		(remove_unused_layers no)
+		(uuid "0839e4c5-1a82-4d40-b4d4-5612e806d740")
+	)
+	(embedded_fonts no)
+)

hardware/esp32-racer/esp32-racer.kicad_prl

@@ -1,11 +1,11 @@
 {
   "board": {
-    "active_layer": 0,
+    "active_layer": 5,
     "active_layer_preset": "",
     "auto_track_width": true,
     "hidden_netclasses": [],
     "hidden_nets": [],
-    "high_contrast_mode": 0,
+    "high_contrast_mode": 1,
     "net_color_mode": 1,
     "opacity": {
       "images": 0.6,
@@ -15,6 +15,7 @@
       "vias": 1.0,
       "zones": 0.6
     },
+    "prototype_zone_fills": false,
     "selection_filter": {
       "dimensions": true,
       "footprints": true,
@@ -49,10 +50,11 @@
       "conflict_shadows",
       "shapes"
     ],
-    "visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
+    "visible_layers": "ffffffff_ffffffff_fffffdf5_ffffffff",
     "zone_display_mode": 0
   },
   "git": {
+    "integration_disabled": false,
     "repo_type": "",
     "repo_username": "",
     "ssh_key": ""
@@ -62,9 +64,48 @@
     "version": 5
   },
   "net_inspector_panel": {
-    "col_hidden": [],
+    "col_hidden": [
-    "col_order": [],
+      false,
-    "col_widths": [],
+      false,
+      false,
+      false,
+      false,
+      false,
+      false,
+      false,
+      false,
+      false,
+      false,
+      false
+    ],
+    "col_order": [
+      0,
+      1,
+      2,
+      3,
+      4,
+      5,
+      6,
+      7,
+      8,
+      9,
+      10,
+      11
+    ],
+    "col_widths": [
+      67,
+      66,
+      91,
+      73,
+      80,
+      94,
+      83,
+      78,
+      40,
+      43,
+      55,
+      1260
+    ],
     "custom_group_rules": [],
     "expanded_rows": [],
     "filter_by_net_name": true,
@@ -72,16 +113,18 @@
     "filter_text": "",
     "group_by_constraint": false,
     "group_by_netclass": false,
+    "show_time_domain_details": false,
     "show_unconnected_nets": false,
     "show_zero_pad_nets": false,
     "sort_ascending": true,
-    "sorting_column": -1
+    "sorting_column": 0
   },
   "open_jobsets": [],
   "project": {
     "files": []
   },
   "schematic": {
+    "hierarchy_collapsed": [],
     "selection_filter": {
       "graphics": true,
       "images": true,
@@ -89,6 +132,7 @@
       "lockedItems": false,
       "otherItems": true,
       "pins": true,
+      "ruleAreas": true,
       "symbols": true,
       "text": true,
       "wires": true

hardware/esp32-racer/esp32-racer.kicad_pro

@@ -2,25 +2,263 @@
   "board": {
     "3dviewports": [],
     "design_settings": {
-      "defaults": {},
+      "defaults": {
-      "diff_pair_dimensions": [],
+        "apply_defaults_to_fp_barcodes": false,
-      "drc_exclusions": [],
+        "apply_defaults_to_fp_dimensions": false,
-      "rules": {},
+        "apply_defaults_to_fp_fields": false,
-      "track_widths": [],
+        "apply_defaults_to_fp_shapes": false,
-      "via_dimensions": []
+        "apply_defaults_to_fp_text": false,
+        "board_outline_line_width": 0.05,
+        "copper_line_width": 0.2,
+        "copper_text_italic": false,
+        "copper_text_size_h": 1.5,
+        "copper_text_size_v": 1.5,
+        "copper_text_thickness": 0.3,
+        "copper_text_upright": false,
+        "courtyard_line_width": 0.05,
+        "dimension_precision": 4,
+        "dimension_units": 3,
+        "dimensions": {
+          "arrow_length": 1270000,
+          "extension_offset": 500000,
+          "keep_text_aligned": true,
+          "suppress_zeroes": true,
+          "text_position": 0,
+          "units_format": 0
+        },
+        "fab_line_width": 0.1,
+        "fab_text_italic": false,
+        "fab_text_size_h": 1.0,
+        "fab_text_size_v": 1.0,
+        "fab_text_thickness": 0.15,
+        "fab_text_upright": false,
+        "other_line_width": 0.1,
+        "other_text_italic": false,
+        "other_text_size_h": 1.0,
+        "other_text_size_v": 1.0,
+        "other_text_thickness": 0.15,
+        "other_text_upright": false,
+        "pads": {
+          "drill": 0.0,
+          "height": 0.95,
+          "width": 0.8
+        },
+        "silk_line_width": 0.1,
+        "silk_text_italic": false,
+        "silk_text_size_h": 1.0,
+        "silk_text_size_v": 1.0,
+        "silk_text_thickness": 0.1,
+        "silk_text_upright": false,
+        "zones": {
+          "min_clearance": 0.5
+        }
+      },
+      "diff_pair_dimensions": [
+        {
+          "gap": 0.0,
+          "via_gap": 0.0,
+          "width": 0.0
+        }
+      ],
+      "drc_exclusions": [
+        [
+          "courtyards_overlap|39255000|68870000|e06bdfe1-53ae-4fc2-b728-570ca465444f|e2dcf49c-eee1-4d66-a3a4-d1ffe470ec14",
+          "no they dont"
+        ]
+      ],
+      "meta": {
+        "version": 2
+      },
+      "rule_severities": {
+        "annular_width": "error",
+        "clearance": "error",
+        "connection_width": "warning",
+        "copper_edge_clearance": "error",
+        "copper_sliver": "warning",
+        "courtyards_overlap": "error",
+        "creepage": "error",
+        "diff_pair_gap_out_of_range": "error",
+        "diff_pair_uncoupled_length_too_long": "error",
+        "drill_out_of_range": "error",
+        "duplicate_footprints": "warning",
+        "extra_footprint": "warning",
+        "footprint": "error",
+        "footprint_filters_mismatch": "ignore",
+        "footprint_symbol_field_mismatch": "warning",
+        "footprint_symbol_mismatch": "warning",
+        "footprint_type_mismatch": "ignore",
+        "hole_clearance": "error",
+        "hole_to_hole": "warning",
+        "holes_co_located": "warning",
+        "invalid_outline": "error",
+        "isolated_copper": "warning",
+        "item_on_disabled_layer": "error",
+        "items_not_allowed": "error",
+        "length_out_of_range": "error",
+        "lib_footprint_issues": "warning",
+        "lib_footprint_mismatch": "warning",
+        "malformed_courtyard": "error",
+        "microvia_drill_out_of_range": "error",
+        "mirrored_text_on_front_layer": "warning",
+        "missing_courtyard": "ignore",
+        "missing_footprint": "warning",
+        "missing_tuning_profile": "warning",
+        "net_conflict": "warning",
+        "nonmirrored_text_on_back_layer": "warning",
+        "npth_inside_courtyard": "ignore",
+        "padstack": "warning",
+        "pth_inside_courtyard": "ignore",
+        "shorting_items": "error",
+        "silk_edge_clearance": "warning",
+        "silk_over_copper": "warning",
+        "silk_overlap": "warning",
+        "skew_out_of_range": "error",
+        "solder_mask_bridge": "error",
+        "starved_thermal": "error",
+        "text_height": "warning",
+        "text_on_edge_cuts": "error",
+        "text_thickness": "warning",
+        "through_hole_pad_without_hole": "error",
+        "too_many_vias": "error",
+        "track_angle": "error",
+        "track_dangling": "warning",
+        "track_not_centered_on_via": "ignore",
+        "track_on_post_machined_layer": "error",
+        "track_segment_length": "error",
+        "track_width": "error",
+        "tracks_crossing": "error",
+        "tuning_profile_track_geometries": "ignore",
+        "unconnected_items": "error",
+        "unresolved_variable": "error",
+        "via_dangling": "warning",
+        "zones_intersect": "error"
+      },
+      "rules": {
+        "max_error": 0.005,
+        "min_clearance": 0.0,
+        "min_connection": 0.0,
+        "min_copper_edge_clearance": 0.5,
+        "min_groove_width": 0.0,
+        "min_hole_clearance": 0.25,
+        "min_hole_to_hole": 0.25,
+        "min_microvia_diameter": 0.2,
+        "min_microvia_drill": 0.1,
+        "min_resolved_spokes": 2,
+        "min_silk_clearance": 0.0,
+        "min_text_height": 0.8,
+        "min_text_thickness": 0.08,
+        "min_through_hole_diameter": 0.3,
+        "min_track_width": 0.0,
+        "min_via_annular_width": 0.1,
+        "min_via_diameter": 0.5,
+        "solder_mask_to_copper_clearance": 0.0,
+        "use_height_for_length_calcs": true
+      },
+      "teardrop_options": [
+        {
+          "td_onpthpad": true,
+          "td_onroundshapesonly": false,
+          "td_onsmdpad": true,
+          "td_ontrackend": false,
+          "td_onvia": true
+        }
+      ],
+      "teardrop_parameters": [
+        {
+          "td_allow_use_two_tracks": true,
+          "td_curve_segcount": 0,
+          "td_height_ratio": 1.0,
+          "td_length_ratio": 0.5,
+          "td_maxheight": 2.0,
+          "td_maxlen": 1.0,
+          "td_on_pad_in_zone": false,
+          "td_target_name": "td_round_shape",
+          "td_width_to_size_filter_ratio": 0.9
+        },
+        {
+          "td_allow_use_two_tracks": true,
+          "td_curve_segcount": 0,
+          "td_height_ratio": 1.0,
+          "td_length_ratio": 0.5,
+          "td_maxheight": 2.0,
+          "td_maxlen": 1.0,
+          "td_on_pad_in_zone": false,
+          "td_target_name": "td_rect_shape",
+          "td_width_to_size_filter_ratio": 0.9
+        },
+        {
+          "td_allow_use_two_tracks": true,
+          "td_curve_segcount": 0,
+          "td_height_ratio": 1.0,
+          "td_length_ratio": 0.5,
+          "td_maxheight": 2.0,
+          "td_maxlen": 1.0,
+          "td_on_pad_in_zone": false,
+          "td_target_name": "td_track_end",
+          "td_width_to_size_filter_ratio": 0.9
+        }
+      ],
+      "track_widths": [
+        0.0,
+        1.0
+      ],
+      "tuning_pattern_settings": {
+        "diff_pair_defaults": {
+          "corner_radius_percentage": 80,
+          "corner_style": 1,
+          "max_amplitude": 1.0,
+          "min_amplitude": 0.2,
+          "single_sided": false,
+          "spacing": 1.0
+        },
+        "diff_pair_skew_defaults": {
+          "corner_radius_percentage": 80,
+          "corner_style": 1,
+          "max_amplitude": 1.0,
+          "min_amplitude": 0.2,
+          "single_sided": false,
+          "spacing": 0.6
+        },
+        "single_track_defaults": {
+          "corner_radius_percentage": 80,
+          "corner_style": 1,
+          "max_amplitude": 1.0,
+          "min_amplitude": 0.2,
+          "single_sided": false,
+          "spacing": 0.6
+        }
+      },
+      "via_dimensions": [
+        {
+          "diameter": 0.0,
+          "drill": 0.0
+        }
+      ],
+      "zones_allow_external_fillets": false
     },
     "ipc2581": {
+      "bom_rev": "",
       "dist": "",
       "distpn": "",
       "internal_id": "",
       "mfg": "",
-      "mpn": ""
+      "mpn": "",
+      "sch_revision": ""
     },
     "layer_pairs": [],
     "layer_presets": [],
     "viewports": []
   },
   "boards": [],
+  "component_class_settings": {
+    "assignments": [],
+    "meta": {
+      "version": 0
+    },
+    "sheet_component_classes": {
+      "enabled": false
+    }
+  },
   "cvpcb": {
     "equivalence_files": []
   },
@@ -210,11 +448,14 @@
       "duplicate_sheet_names": "error",
       "endpoint_off_grid": "warning",
       "extra_units": "error",
+      "field_name_whitespace": "warning",
       "footprint_filter": "ignore",
       "footprint_link_issues": "warning",
       "four_way_junction": "ignore",
       "global_label_dangling": "warning",
+      "ground_pin_not_ground": "warning",
       "hier_label_mismatch": "error",
+      "isolated_pin_label": "warning",
       "label_dangling": "error",
       "label_multiple_wires": "warning",
       "lib_symbol_issues": "warning",
@@ -237,8 +478,10 @@
       "similar_power": "warning",
       "simulation_model_issue": "ignore",
       "single_global_label": "ignore",
+      "stacked_pin_name": "warning",
       "unannotated": "error",
       "unconnected_wire_endpoint": "warning",
+      "undefined_netclass": "error",
       "unit_value_mismatch": "error",
       "unresolved_variable": "error",
       "wire_dangling": "error"
@@ -268,13 +511,14 @@
         "priority": 2147483647,
         "schematic_color": "rgba(0, 0, 0, 0.000)",
         "track_width": 0.2,
+        "tuning_profile": "",
         "via_diameter": 0.6,
         "via_drill": 0.3,
         "wire_width": 6
       }
     ],
     "meta": {
-      "version": 4
+      "version": 5
     },
     "net_colors": null,
     "netclass_assignments": null,
@@ -285,7 +529,7 @@
       "gencad": "",
       "idf": "",
       "netlist": "",
-      "plot": "",
+      "plot": "../../PCBs/",
       "pos_files": "",
       "specctra_dsn": "",
       "step": "",
@@ -296,6 +540,10 @@
   },
   "schematic": {
     "annotate_start_num": 0,
+    "annotation": {
+      "method": 0,
+      "sort_order": 0
+    },
     "bom_export_filename": "${PROJECTNAME}.csv",
     "bom_fmt_presets": [],
     "bom_fmt_settings": {
@@ -367,8 +615,8 @@
         },
         {
           "group_by": false,
-          "label": "supplier PN",
+          "label": "Sipplier PN",
-          "name": "supplier PN",
+          "name": "Sipplier PN",
           "show": false
         },
         {
@@ -387,7 +635,7 @@
           "group_by": false,
           "label": "Supplier link",
           "name": "Supplier link",
-          "show": false
+          "show": true
         },
         {
           "group_by": false,
@@ -412,6 +660,36 @@
           "label": "#",
           "name": "${ITEM_NUMBER}",
           "show": false
+        },
+        {
+          "group_by": true,
+          "label": "NOTES",
+          "name": "NOTES",
+          "show": true
+        },
+        {
+          "group_by": false,
+          "label": "Sim.Pins",
+          "name": "Sim.Pins",
+          "show": false
+        },
+        {
+          "group_by": false,
+          "label": "Part Number",
+          "name": "Part Number",
+          "show": true
+        },
+        {
+          "group_by": false,
+          "label": "Sim.Device",
+          "name": "Sim.Device",
+          "show": false
+        },
+        {
+          "group_by": false,
+          "label": "Supplier PN",
+          "name": "Supplier PN",
+          "show": true
         }
       ],
       "filter_string": "",
@@ -421,6 +699,7 @@
       "sort_asc": true,
       "sort_field": "Reference"
     },
+    "bus_aliases": {},
     "connection_grid_size": 50.0,
     "drawing": {
       "dashed_lines_dash_length_ratio": 12.0,
@@ -449,6 +728,7 @@
           "visible": false
         }
       ],
+      "hop_over_size_choice": 0,
       "intersheets_ref_own_page": false,
       "intersheets_ref_prefix": "",
       "intersheets_ref_short": false,
@@ -472,6 +752,7 @@
     "net_format_name": "",
     "page_layout_descr_file": "",
     "plot_directory": "",
+    "reuse_designators": true,
     "space_save_all_events": true,
     "spice_current_sheet_as_root": false,
     "spice_external_command": "spice \"%I\"",
@@ -480,21 +761,64 @@
     "spice_save_all_dissipations": false,
     "spice_save_all_voltages": false,
     "subpart_first_id": 65,
-    "subpart_id_separator": 0
+    "subpart_id_separator": 0,
+    "top_level_sheets": [
+      {
+        "filename": "esp32-racer.kicad_sch",
+        "name": "esp32-racer",
+        "uuid": "1d580319-54a9-438f-a4a3-ea2f61f357b8"
+      }
+    ],
+    "used_designators": "",
+    "variants": []
   },
   "sheets": [
     [
       "1d580319-54a9-438f-a4a3-ea2f61f357b8",
-      "Root"
+      "esp32-racer"
     ],
     [
-      "3a8db7ce-aa08-4df2-b8f5-69a729164fbf",
+      "2494d45e-acf4-40f6-9a55-62c15b4ed8bc",
-      "USB_C_IN"
+      "MOTOR_DRIVER2"
     ],
     [
       "2d868a8b-8f53-45e0-b871-4d23b4a3af01",
       "MCU"
+    ],
+    [
+      "12408af9-30e9-42ec-a388-fbb9bc2a9d16",
+      "PWR"
+    ],
+    [
+      "4837f08b-5d87-49c9-b981-95448901171f",
+      "MOTOR_DRIVER1"
+    ],
+    [
+      "8dd888fe-139d-4562-9eea-8fb99112fc9f",
+      "MOTOR_DRIVER3"
+    ],
+    [
+      "2eeea84f-183e-4bf3-a5b7-4fb6a46bc675",
+      "MOTOR_DRIVER4"
+    ],
+    [
+      "df5c9f92-b859-4081-bd3f-9fae1c883360",
+      "BOARD_STAT_MESUREMENT"
+    ],
+    [
+      "e5460bb5-125d-426a-9dc8-174d1b37f5db",
+      "EXTERNAL_INTERFACING_DEVICES"
+    ],
+    [
+      "f13cf5e8-979b-4d0e-bcd6-7791c921a7bc",
+      "POWER_CONNECTORS"
     ]
   ],
-  "text_variables": {}
+  "text_variables": {},
+  "tuning_profiles": {
+    "meta": {
+      "version": 0
+    },
+    "tuning_profiles_impedance_geometric": []
+  }
 }

hardware/esp32-racer/fp-lib-table

@@ -0,0 +1,4 @@
+(fp_lib_table
+  (version 7)
+  (lib (name "esp32-racer-footprints")(type "KiCad")(uri "${KIPRJMOD}/esp32-racer-footprints.pretty")(options "")(descr ""))
+)

hardware/esp32-racer/pins.txt

@@ -0,0 +1,29 @@
+IO0 boot
+IO1 PWR_SWITCH_EN
+IO2 PWR_SWITCH_PG
+IO3 x
+IO4 SERVO_1
+IO5 SERVO_2
+IO6 SERVO_3
+IO7 SERVO_4
+IO8 OUTBOUND_COMS_EN
+IO9 PHASE_3
+IO10 ENABLE_3
+IO11 PHASE_4
+IO12 ENABLE_4
+IO13 PHASE_1
+IO14 ENABLE_1
+IO15 SDA
+IO16 SCL
+IO17 UART_TX
+IO18 UART_RX
+IO19 D-
+IO20 D+
+IO21 PHASE_2
+IO38 LED_DATA
+IO43 PROG_UART_TX
+IO44 PROG_UART_RX
+IO45 ENABLE_2
+IO46 SERVO_EN
+IO47 UNUSED
+IO48 UNUSED

hardware/esp32-racer/sym-lib-table

@@ -0,0 +1,4 @@
+(sym_lib_table
+  (version 7)
+  (lib (name "esp32-racer-lib")(type "KiCad")(uri "/home/zekkos/Documents/ta/461/esp32-racer/hardware/esp32-racer-lib/esp32-racer-lib.kicad_sym")(options "")(descr ""))
+)

hardware/esp32-racer/~esp32-racer.kicad_sch.lck

@@ -1 +0,0 @@
-{"hostname":"COMPUTE-MACHINE","username":"sirli"}