This commit is contained in:
sirlilpanda
2026-03-20 15:38:54 +13:00
commit 4ac1da6380
7 changed files with 2338 additions and 0 deletions

View File

@@ -0,0 +1 @@
/home/sirlilpanda/repos/current_carrying_test/current_test/_autosave-current_test.kicad_sch

File diff suppressed because it is too large Load Diff

View File

@@ -0,0 +1,2 @@
(kicad_pcb (version 20241229) (generator "pcbnew") (generator_version "9.0")
)

View File

@@ -0,0 +1,32 @@
{
"board": {
"design_settings": {
"defaults": {},
"diff_pair_dimensions": [],
"drc_exclusions": [],
"rules": {},
"track_widths": [],
"via_dimensions": []
}
},
"boards": [],
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": []
},
"meta": {
"filename": "kicad.kicad_pro",
"version": 1
},
"net_settings": {
"classes": [],
"meta": {
"version": 0
}
},
"pcbnew": {
"page_layout_descr_file": ""
},
"sheets": [],
"text_variables": {}
}

View File

@@ -0,0 +1,14 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid 774ff03f-235c-4948-aa9e-b30a7f7c40c4)
(paper "A4")
(lib_symbols)
(sheet_instances
(path "/"
(page "1")
)
)
(embedded_fonts no)
)

View File

@@ -0,0 +1 @@
{"hostname":"frogs","username":"sirlilpanda"}

43
readme.md Normal file
View File

@@ -0,0 +1,43 @@
# tests
all traces will be 10mm wide
- each track should handle around 6.5A of current @ 10c internal and 12.7A external
all pcbs will be 1oz copper
all pcbs will be 4 layer FR4
all other areas of the PCB will have a ground plane
all traces will be 100mm after the start of the connector
# atturbes to test
- VARIBLES (independent):
- EXPOSED SOLDER MASK
- thin layer of solder
- thick layer of solder
- VIA STICHED
- GROUND PLANE(S)
- TRACES:
- TOP LAYER
- 12.7
- MIDDLE LAYER
- 6.5
- TOP 2
- 19.2
- MIDDLE 2
- 15
- TOP AND BOTTOM
- 25.4
- 3 LAYER NO TOP
- 25.7
- 3 LAYER NO MIDDLE
- 31.9
- ALL LAYERS
- 38.4
# what to measure:
- 4 probe test for resistance
- current until trace has heated up by 10c above ambient