Compare commits

10 Commits
v1.0.0 ... main

Author SHA1 Message Date
sirlilpanda
6220988022 reconfigured desgin to shorten stub lengths
Some checks failed
/ matrix setup 🗓️ (push) Successful in 9m36s
/ ⚡ERC report⚡ (push) Failing after 1m14s
/ set up project (push) Successful in 19s
/ 📟 DRC report 📟 (push) Failing after 58s
/ creating production files bom sch gerbers 📂 (push) Failing after 5m37s
/ update readme (push) Failing after 23s
/ commit production files (push) Failing after 18s
2025-11-12 11:59:46 +13:00
sirlilpanda
c4ebddd2bb fixed
Some checks failed
/ set up project (push) Successful in 23s
/ matrix setup 🗓️ (push) Successful in 9m51s
/ commit production files (push) Failing after 16s
/ update readme (push) Failing after 53s
/ 📟 DRC report 📟 (push) Failing after 29s
/ ⚡ERC report⚡ (push) Failing after 20s
/ creating production files bom sch gerbers 📂 (push) Failing after 23m33s
2025-10-30 20:45:33 +13:00
sirlilpanda
02167b9bc9 finsihed routing ground, just needs some silkscreen
Some checks failed
/ commit production files (push) Failing after 54s
/ set up project (push) Failing after 43s
/ matrix setup 🗓️ (push) Has been skipped
/ 📟 DRC report 📟 (push) Has been skipped
/ ⚡ERC report⚡ (push) Has been skipped
/ creating production files bom sch gerbers 📂 (push) Has been skipped
/ update readme (push) Failing after 43s
2025-10-29 13:09:57 +13:00
sirlilpanda
fae35f33bf more parts
Some checks failed
/ creating production files bom sch gerbers 📂 (push) Has been skipped
/ update readme (push) Failing after 49s
/ commit production files (push) Failing after 44s
/ set up project (push) Failing after 57s
/ matrix setup 🗓️ (push) Has been skipped
/ 📟 DRC report 📟 (push) Has been skipped
/ ⚡ERC report⚡ (push) Has been skipped
2025-10-28 18:21:52 +13:00
sirlilpanda
36ab50825b mostly routed 2025-10-28 18:21:31 +13:00
sirlilpanda
1f0f54ea95 plotted sch
Some checks failed
/ set up project (push) Failing after 12m6s
/ update readme (push) Failing after 1m54s
/ matrix setup 🗓️ (push) Has been skipped
/ 📟 DRC report 📟 (push) Has been skipped
/ ⚡ERC report⚡ (push) Has been skipped
/ creating production files bom sch gerbers 📂 (push) Has been skipped
/ commit production files (push) Failing after 1m34s
2025-08-27 13:47:49 +12:00
sirlilpanda
68a49a93d8 added coloured blocks to show which relays connect where and selected new tvs for faster fuse blowing 2025-08-27 13:47:33 +12:00
sirlilpanda
e00fd40887 changed bom slightly 2025-08-27 13:46:39 +12:00
sirlilpanda
4dfffe7522 removed ground from the power switch
Some checks failed
/ set up project (push) Has been cancelled
/ matrix setup 🗓️ (push) Has been cancelled
/ 📟 DRC report 📟 (push) Has been cancelled
/ ⚡ERC report⚡ (push) Has been cancelled
/ creating production files bom sch gerbers 📂 (push) Has been cancelled
/ update readme (push) Has been cancelled
/ commit production files (push) Has been cancelled
2025-08-25 11:02:40 +12:00
sirlilpanda
3f6cbd94a9 deleted autosaves 2025-08-25 11:01:46 +12:00
10 changed files with 71640 additions and 4931 deletions

View File

@@ -1 +0,0 @@
/home/sirlilpanda/repos/10MHz-20v-pkpk-amp/Hardware/10MHz-amp/_autosave-10MHz-amp.kicad_sch

File diff suppressed because it is too large Load Diff

View File

@@ -48,10 +48,16 @@
"silk_text_thickness": 0.1,
"silk_text_upright": false,
"zones": {
"min_clearance": 0.5
"min_clearance": 0.3
}
},
"diff_pair_dimensions": [],
"diff_pair_dimensions": [
{
"gap": 0.0,
"via_gap": 0.0,
"width": 0.0
}
],
"drc_exclusions": [],
"meta": {
"version": 2
@@ -180,7 +186,11 @@
"td_width_to_size_filter_ratio": 0.9
}
],
"track_widths": [],
"track_widths": [
0.0,
0.1565,
1.0
],
"tuning_pattern_settings": {
"diff_pair_defaults": {
"corner_radius_percentage": 80,
@@ -207,7 +217,12 @@
"spacing": 0.6
}
},
"via_dimensions": [],
"via_dimensions": [
{
"diameter": 0.0,
"drill": 0.0
}
],
"zones_allow_external_fillets": false
},
"ipc2581": {
@@ -440,6 +455,7 @@
"single_global_label": "ignore",
"unannotated": "error",
"unconnected_wire_endpoint": "warning",
"undefined_netclass": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
@@ -485,7 +501,8 @@
"name": "HIGH_FREQ",
"pcb_color": "rgb(255, 255, 0)",
"priority": 0,
"schematic_color": "rgb(255, 153, 0)"
"schematic_color": "rgb(255, 153, 0)",
"track_width": 0.1565
},
{
"line_style": 0,
@@ -818,7 +835,7 @@
},
"net_format_name": "",
"page_layout_descr_file": "",
"plot_directory": "",
"plot_directory": "../../docs/",
"space_save_all_events": true,
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",

File diff suppressed because it is too large Load Diff

View File

@@ -0,0 +1,157 @@
(footprint "EXN-23357-housing"
(version 20241229)
(generator "pcbnew")
(generator_version "9.0")
(layer "F.Cu")
(property "Reference" "REF**"
(at 0 -0.5 0)
(unlocked yes)
(layer "F.SilkS")
(uuid "d3c78996-6b7f-48eb-a170-04d335a315f9")
(effects
(font
(size 1 1)
(thickness 0.1)
)
)
)
(property "Value" "EXN-23357-housing"
(at 0 1 0)
(unlocked yes)
(layer "F.Fab")
(uuid "bf7f03e4-c05c-42c9-9971-15a70414bb31")
(effects
(font
(size 1 1)
(thickness 0.15)
)
)
)
(property "Datasheet" ""
(at 0 0 0)
(unlocked yes)
(layer "F.Fab")
(hide yes)
(uuid "299ef698-bfc5-4a51-95dd-4b1dbbe0e83a")
(effects
(font
(size 1 1)
(thickness 0.15)
)
)
)
(property "Description" ""
(at 0 0 0)
(unlocked yes)
(layer "F.Fab")
(hide yes)
(uuid "b12d736a-994e-417c-b4eb-711139fa30dd")
(effects
(font
(size 1 1)
(thickness 0.15)
)
)
)
(attr through_hole)
(fp_rect
(start -53 -49)
(end 47 49)
(stroke
(width 0.05)
(type default)
)
(fill no)
(layer "Edge.Cuts")
(uuid "dd26018a-a234-4bbb-8300-8e3ffaeca3fb")
)
(fp_text user "${REFERENCE}"
(at 0 2.5 0)
(unlocked yes)
(layer "F.Fab")
(uuid "d092a8ee-0937-4006-b27c-680afac429a2")
(effects
(font
(size 1 1)
(thickness 0.15)
)
)
)
(dimension
(type orthogonal)
(layer "Cmts.User")
(uuid "1ccfedac-9e73-4120-b983-3cfaa8045906")
(pts
(xy 47 -49) (xy 47 49)
)
(height 18)
(orientation 1)
(format
(prefix "")
(suffix "")
(units 3)
(units_format 0)
(precision 4)
(suppress_zeroes yes)
)
(style
(thickness 0.1)
(arrow_length 1.27)
(text_position_mode 0)
(arrow_direction outward)
(extension_height 0.58642)
(extension_offset 0.5)
(keep_text_aligned yes)
)
(gr_text "98"
(at 63.85 0 90)
(layer "Cmts.User")
(uuid "1ccfedac-9e73-4120-b983-3cfaa8045906")
(effects
(font
(size 1 1)
(thickness 0.15)
)
)
)
)
(dimension
(type orthogonal)
(layer "Cmts.User")
(uuid "8d2fbcab-e96a-47ad-86f1-a18e4a078847")
(pts
(xy -53 -49) (xy 47 -49)
)
(height -13)
(orientation 0)
(format
(prefix "")
(suffix "")
(units 3)
(units_format 0)
(precision 4)
(suppress_zeroes yes)
)
(style
(thickness 0.1)
(arrow_length 1.27)
(text_position_mode 0)
(arrow_direction outward)
(extension_height 0.58642)
(extension_offset 0.5)
(keep_text_aligned yes)
)
(gr_text "100"
(at -3 -63.15 0)
(layer "Cmts.User")
(uuid "8d2fbcab-e96a-47ad-86f1-a18e4a078847")
(effects
(font
(size 1 1)
(thickness 0.15)
)
)
)
)
(embedded_fonts no)
)

View File

@@ -0,0 +1,24 @@
BY ACCESSING OR USING THESE SYMBOLS & FOOTPRINTS ("MODELS"), YOU ARE ACKNOWLEDGING THAT YOU HAVE READ, FULLY UNDERSTAND AND AGREE TO THESE TERMS AND CONDITIONS (the "Agreement"), WHICH CONSTITUTE A BINDING AGREEMENT BETWEEN YOU AND SnapMagic Search, INC., ENTERED INTO ON THE DATE OF SUCH OCCURRENCE (the "Effective Date"). IF YOU ARE ACCESSING OR USING THESE FILES ON BEHALF OF AN ENTITY, YOU REPRESENT THAT YOU HAVE THE RIGHT, AUTHORITY, AND CAPACITY TO BIND SUCH ENTITY TO THIS AGREEMENT AND HEREBY DO SO. IF YOU DO NOT AGREE WITH ANY OF THE TERMS OR CONDITIONS OF THIS AGREEMENT, YOU MUST NOT USE ANY PART OF THESE MODELS.
1. Design License
You and your sub-licensees are hereby licensed to design, manufacture, use and distribute, circuit board designs and circuit boards formed by combining Models provided by SnapMagic Search with other circuit elements of your choosing. You may then convey such combinations under licensing terms of your choice. 
Individual Models remain the intellectual property of SnapMagic Search, Inc. You shall not (and shall not permit or encourage any third party to) to do any of the following :
(a) sell, assign, lease, lend, rent, issue, sublicense, make available, or otherwise distribute to any third party, or publicly perform, display or communicate, the Models (for example, by uploading Models to another website or software application);
(b) remove, alter, or conceal, any copyright, trademark, or other proprietary rights notice or legend displayed or contained in the individual Models.
For further clarity, once integrated into a schematic design or PCB layout, Models may be modified freely for the purpose of designing a circuit board. 
2. Limitation of Liability
IN NO EVENT WILL SnapMagic Search OR OUR SUBSIDIARIES, AGENTS, SUCCESSORS, THIRD PARTY PROVIDERS, AND/OR ANY OF THE FOREGOING ENTITIES' RESPECTIVE DIRECTORS, OFFICERS, EMPLOYEES, AGENTS, REPRESENTATIVES, CUSTOMERS, SUPPLIERS, OR LICENSORS BE RESPONSIBLE OR LIABLE UNDER, OR OTHERWISE IN CONNECTION WITH THIS AGREEMENT, FOR:
(a) ANY CONSEQUENTIAL, INDIRECT, SPECIAL, INCIDENTAL, OR PUNITIVE DAMAGES;
(b) ANY LOSS OF PROFITS, LOSS OF BUSINESS, LOSS OF REVENUE, OR LOSS OF ANTICIPATED SAVINGS;
(c) ANY LOSS OF, OR DAMAGE TO, DATA, REPUTATION, OR GOODWILL; AND/OR
(d) THE COST OF PROCURING ANY SUBSTITUTE GOODS OR SERVICES.
THE COMBINED AGGREGATE LIABILITY OF SnapMagic Search AND ALL SnapMagic Search CONTENT AFFILIATES UNDER, OR OTHERWISE IN CONNECTION WITH, THIS AGREEMENT SHALL NOT EXCEED THE TOTAL AMOUNT OF FEES RECEIVED BY SnapMagic Search FROM YOU IN THE PREVIOUS TWELVE (12) MONTHS. THE FOREGOING EXCLUSIONS AND LIMITATIONS SHALL APPLY: (a) EVEN IF SnapMagic Search OR ANY SnapMagic Search CONTENT AFFILIATE HAS BEEN ADVISED, OR SHOULD HAVE BEEN AWARE, OF THE POSSIBILITY OF LOSSES, DAMAGES, OR COSTS; (b) EVEN IF ANY REMEDY IN THIS AGREEMENT FAILS OF ITS ESSENTIAL PURPOSE; AND (c) REGARDLESS OF THE THEORY OR BASIS OF LIABILITY (INCLUDING WITHOUT LIMITATION BREACH OF CONTRACT, TORT, NEGLIGENCE, AND STRICT LIABILITY).

View File

@@ -0,0 +1,71 @@
(kicad_symbol_lib (version 20211014) (generator kicad_symbol_editor)
(symbol "PWR163S-25-50R0FE" (pin_names (offset 1.016)) (in_bom yes) (on_board yes)
(property "Reference" "R" (id 0) (at -7.62444 2.54148 0)
(effects (font (size 1.27 1.27)) (justify bottom left))
)
(property "Value" "PWR163S-25-50R0FE" (id 1) (at -7.62997 -5.08664 0)
(effects (font (size 1.27 1.27)) (justify bottom left))
)
(property "Footprint" "PWR163S-25-50R0FE:TO508P1229X317-3N" (id 2) (at 0 0 0)
(effects (font (size 1.27 1.27)) (justify bottom) hide)
)
(property "PARTREV" "0716" (id 4) (at 0 0 0)
(effects (font (size 1.27 1.27)) (justify bottom) hide)
)
(property "STANDARD" "IPC7351B" (id 5) (at 0 0 0)
(effects (font (size 1.27 1.27)) (justify bottom) hide)
)
(property "MAXIMUM_PACKAGE_HIEGHT" "3.17mm" (id 6) (at 0 0 0)
(effects (font (size 1.27 1.27)) (justify bottom) hide)
)
(property "MANUFACTURER" "Bourns" (id 7) (at 0 0 0)
(effects (font (size 1.27 1.27)) (justify bottom) hide)
)
(symbol "PWR163S-25-50R0FE_0_0"
(polyline
(pts (xy -5.08 0.0) (xy -4.445 1.905)) (stroke (width 0.254))
)
(polyline
(pts (xy -4.445 1.905) (xy -3.175 -1.905)) (stroke (width 0.254))
)
(polyline
(pts (xy -3.175 -1.905) (xy -1.905 1.905)) (stroke (width 0.254))
)
(polyline
(pts (xy -1.905 1.905) (xy -0.635 -1.905)) (stroke (width 0.254))
)
(polyline
(pts (xy -0.635 -1.905) (xy 0.635 1.905)) (stroke (width 0.254))
)
(polyline
(pts (xy 0.635 1.905) (xy 1.905 -1.905)) (stroke (width 0.254))
)
(polyline
(pts (xy 1.905 -1.905) (xy 3.175 1.905)) (stroke (width 0.254))
)
(polyline
(pts (xy 3.175 1.905) (xy 4.445 -1.905)) (stroke (width 0.254))
)
(polyline
(pts (xy 4.445 -1.905) (xy 5.08 0.0)) (stroke (width 0.254))
)
(pin passive line (at -10.16 0.0 0) (length 5.08)
(name "~"
(effects (font (size 1.016 1.016)))
)
(number "1"
(effects (font (size 1.016 1.016)))
)
)
(pin passive line (at 10.16 0.0 180.0) (length 5.08)
(name "~"
(effects (font (size 1.016 1.016)))
)
(number "2"
(effects (font (size 1.016 1.016)))
)
)
)
)
)

View File

@@ -0,0 +1,125 @@
(footprint TO508P1229X317-3N (layer F.Cu) (tedit 68D1E106)
(descr "")
(attr smd)
(fp_text reference REF** (at -3.825 -5.245 0) (layer F.SilkS)
(effects (font (size 1.0 1.0) (thickness 0.15)))
)
(fp_text value TO508P1229X317-3N (at 3.795 5.245 0) (layer F.Fab)
(effects (font (size 1.0 1.0) (thickness 0.15)))
)
(pad 1 smd rect (at -5.2 -2.54) (size 2.99 1.34) (layers F.Cu F.Mask F.Paste) (solder_mask_margin 0.102))
(pad 2 smd rect (at -5.2 2.54) (size 2.99 1.34) (layers F.Cu F.Mask F.Paste) (solder_mask_margin 0.102))
(pad 3 smd rect (at 2.56 0.0) (size 8.26 6.9) (layers F.Cu F.Mask) (solder_mask_margin 0.102))
(fp_line (start -2.075 -4.065) (end 5.165 -4.065) (layer F.SilkS) (width 0.127))
(fp_line (start 5.165 -4.065) (end 5.165 4.065) (layer F.Fab) (width 0.127))
(fp_line (start 5.165 4.065) (end -2.075 4.065) (layer F.SilkS) (width 0.127))
(fp_line (start -2.075 4.065) (end -2.075 -4.065) (layer F.SilkS) (width 0.127))
(fp_line (start -2.075 -4.065) (end 5.165 -4.065) (layer F.Fab) (width 0.127))
(fp_line (start 5.165 4.065) (end -2.075 4.065) (layer F.Fab) (width 0.127))
(fp_line (start -2.075 4.065) (end -2.075 -4.065) (layer F.Fab) (width 0.127))
(fp_line (start 5.165 -4.065) (end 5.165 -3.77) (layer F.SilkS) (width 0.127))
(fp_line (start 5.165 4.065) (end 5.165 3.77) (layer F.SilkS) (width 0.127))
(fp_circle (center -7.35 -2.54) (end -7.25 -2.54) (layer F.Fab) (width 0.2))
(fp_line (start -6.95 -4.315) (end 7.01 -4.315) (layer F.CrtYd) (width 0.05))
(fp_line (start 7.01 -4.315) (end 7.01 4.315) (layer F.CrtYd) (width 0.05))
(fp_line (start 7.01 4.315) (end -6.95 4.315) (layer F.CrtYd) (width 0.05))
(fp_line (start -6.95 4.315) (end -6.95 -4.315) (layer F.CrtYd) (width 0.05))
(fp_circle (center -7.35 -2.54) (end -7.25 -2.54) (layer F.SilkS) (width 0.2))
(fp_poly
(pts
(xy 4.285 -0.69)
(xy 4.285 0.69)
(xy 2.905 0.69)
(xy 2.905 -0.69)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 2.215 -0.69)
(xy 2.215 0.69)
(xy 0.835 0.69)
(xy 0.835 -0.69)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 6.355 -0.69)
(xy 6.355 0.69)
(xy 4.975 0.69)
(xy 4.975 -0.69)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 0.145 -0.69)
(xy 0.145 0.69)
(xy -1.235 0.69)
(xy -1.235 -0.69)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 4.285 -2.99)
(xy 4.285 -1.61)
(xy 2.905 -1.61)
(xy 2.905 -2.99)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 2.215 -2.99)
(xy 2.215 -1.61)
(xy 0.835 -1.61)
(xy 0.835 -2.99)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 0.145 -2.99)
(xy 0.145 -1.61)
(xy -1.235 -1.61)
(xy -1.235 -2.99)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 0.145 1.61)
(xy 0.145 2.99)
(xy -1.235 2.99)
(xy -1.235 1.61)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 2.215 1.61)
(xy 2.215 2.99)
(xy 0.835 2.99)
(xy 0.835 1.61)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 4.285 1.61)
(xy 4.285 2.99)
(xy 2.905 2.99)
(xy 2.905 1.61)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 6.355 1.61)
(xy 6.355 2.99)
(xy 4.975 2.99)
(xy 4.975 1.61)
) (layer F.Paste) (width 0.01)
)
(fp_poly
(pts
(xy 6.355 -2.99)
(xy 6.355 -1.61)
(xy 4.975 -1.61)
(xy 4.975 -2.99)
) (layer F.Paste) (width 0.01)
)
)

View File

@@ -0,0 +1 @@
<!DOCTYPE HTML><html lang="en-US"> <head> <meta charset="UTF-8"> <meta http-equiv="refresh" content="0; url=https://www.snapeda.com/about/import/#"> <script type="text/javascript">window.location.href="https://www.snapeda.com/about/import/#" </script> <title>Page Redirection</title> </head> <body> If you are not redirected automatically, follow this <a href="https://www.snapeda.com/about/import/#">link to the import guide</a>. </body></html>

BIN
docs/10MHz-amp.pdf Normal file

Binary file not shown.